pcb design hw v2
This commit is contained in:
@@ -184,7 +184,7 @@ USB_PWR
|
||||
Text Label 4900 3150 0 50 ~ 0
|
||||
CP_RST
|
||||
Wire Wire Line
|
||||
4700 3650 5200 3650
|
||||
4700 3650 5100 3650
|
||||
Text Label 4700 3650 0 50 ~ 0
|
||||
USB_PWR
|
||||
Wire Wire Line
|
||||
@@ -243,4 +243,22 @@ Wire Wire Line
|
||||
4900 2650 5250 2650
|
||||
Wire Wire Line
|
||||
3900 2400 4650 2400
|
||||
$Comp
|
||||
L Connector:TestPoint TP1
|
||||
U 1 1 61968CDA
|
||||
P 4600 3450
|
||||
F 0 "TP1" V 4795 3522 50 0000 C CNN
|
||||
F 1 "TestPoint" V 4704 3522 50 0000 C CNN
|
||||
F 2 "TestPoint:TestPoint_Pad_D1.0mm" H 4800 3450 50 0001 C CNN
|
||||
F 3 "~" H 4800 3450 50 0001 C CNN
|
||||
1 4600 3450
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
4600 3450 5100 3450
|
||||
Wire Wire Line
|
||||
5100 3450 5100 3650
|
||||
Connection ~ 5100 3650
|
||||
Wire Wire Line
|
||||
5100 3650 5200 3650
|
||||
$EndSCHEMATC
|
||||
|
||||
Reference in New Issue
Block a user