# **ESP32-S3**

**Technical Reference Manual** 



# **About This Manual**

The **ESP32-S3 Technical Reference Manual** is addressed to application developers. The manual provides detailed and complete information on how to use the ESP32-S3 memory and peripherals.

For pin definition, electrical characteristics, and package information, please see ESP32-S3 Datasheet.

# **Document Updates**

Please always refer to the latest version on https://www.espressif.com/en/support/download/documents.

# **Revision History**

For revision history of this document, please refer to the last page.

# **Documentation Change Notification**

Espressif provides email notifications to keep customers updated on changes to technical documentation. Please subscribe at www.espressif.com/en/subscribe.

# Certification

Download certificates for Espressif products from www.espressif.com/en/certificates.

# **Contents**

1	Sys	stem and Memory	18
1.1	Overvi		18
1.2	Featur	es	18
1.3	Function	onal Description	19
	1.3.1	Address Mapping	19
	1.3.2	Internal Memory	20
	1.3.3	External Memory	23
		1.3.3.1 External Memory Address Mapping	23
		1.3.3.2 Cache	23
		1.3.3.3 Cache Operations	24
	1.3.4	GDMA Address Space	25
	1.3.5	Modules/Peripherals	26
		1.3.5.1 Module/Peripheral Address Mapping	26
2		ise Controller	29
2.1	Overv		29
2.2	Featur		29
2.3		onal Description	29
	2.3.1	Structure	29
		2.3.1.1 EFUSE_WR_DIS	34
		2.3.1.2 EFUSE_RD_DIS	34
	2.3.2	2.3.1.3 Data Storage	35 36
	2.3.3	Software Programming of Parameters Software Reading of Parameters	38
	2.3.4	eFuse VDDQ Timing	39
	2.3.5	The Use of Parameters by Hardware Modules	39
	2.3.6	Interrupts	40
2.4		er Summary	41
2.5	Regist		45
3	101	MUX and GPIO Matrix (GPIO, IO MUX)	88
3.1	Overvi		88
3.2	Featur	es	88
3.3	Archite	ectural Overview	88
3.4	Periph	eral Input via GPIO Matrix	90
	3.4.1	Overview	90
	3.4.2	Signal Synchronization	90
	3.4.3	Functional Description	91
	3.4.4	Simple GPIO Input	92
3.5	Periph	eral Output via GPIO Matrix	92
	3.5.1	Overview	92
	3.5.2	Functional Description	93

	3.5.3	Simple G	SPIO Output	94
	3.5.4	Sigma D	elta Modulated Output	94
		3.5.4.1	Functional Description	94
		3.5.4.2	SDM Configuration	95
3.6	Dedica	ated GPIO		95
3.7	Direct	Input and	Output via IO MUX	95
	3.7.1	Overview		95
	3.7.2	Function	al Description	95
3.8	RTC IC	MUX for	Low Power and Analog Input/Output	95
	3.8.1	Overview	I	95
	3.8.2	Low Pov	ver Capabilities	96
	3.8.3	Analog F	unctions	96
3.9	Pin Fu	nctions in I	Light-sleep	96
3.10	Pin Ho	ld Feature		97
3.11	Power	Supply an	d Management of GPIO Pins	97
	3.11.1	Power S	upply of GPIO Pins	97
	3.11.2	Power S	upply Management	97
3.12	Periph	eral Signal	s via GPIO Matrix	97
3.13	IO MU	X Function	List	109
3.14	RTC IC	MUX Pin	List	110
3.15	Registe	er Summa	ry	112
	3.15.1	GPIO Ma	atrix Register Summary	112
	3.15.2	IO MUX	Register Summary	113
	3.15.3	SDM Ou	tput Register Summary	115
	3.15.4	RTC IO	MUX Register Summary	115
3.16	Registe	ers		116
	3.16.1	GPIO Ma	atrix Registers	117
	3.16.2	IO MUX	Registers	129
	3.16.3	SDM Ou	tput Registers	131
	3.16.4	RTC IO I	MUX Registers	132
4	Res	et an	d Clock	141
4.1	Reset			141
	4.1.1	Overview		141
	4.1.2	Architect	ural Overview	141
	4.1.3	Features		141
	4.1.4	Function	al Description	142
4.2	Clock			143
	4.2.1	Overview	<i>I</i>	143
	4.2.2	Architect	ural Overview	143
	4.2.3	Features		143
	4.2.4	Function	al Description	144
		4.2.4.1	CPU Clock	144
		4.2.4.2	Peripheral Clocks	144
		4.2.4.3	Wi-Fi and Bluetooth LE Clock	146
		4244	RTC Clock	146

5	Chip Boot Control	147
5.1	Overview	147
5.2	Boot Mode Control	147
5.3	ROM Code Printing Control	148
5.4	VDD_SPI Voltage Control	149
5.5	JTAG Signal Source Control	149
6	Interrupt Matrix (INTERRUPT)	151
6.1	Overview	151
6.2	Features	151
6.3	Functional Description	152
	6.3.1 Peripheral Interrupt Sources	152
	6.3.2 CPU Interrupts	156
	6.3.3 Allocate Peripheral Interrupt Source to CPUx Interrupt	157
	6.3.3.1 Allocate one peripheral interrupt source (Source_Y) to CPUx	157
	6.3.3.2 Allocate multiple peripheral interrupt sources (Source_Yn) to CPUx	158
	6.3.3.3 Disable CPUx peripheral interrupt source (Source_Y)	158
	6.3.4 Disable CPUx NMI Interrupt	158
	6.3.5 Query Current Interrupt Status of Peripheral Interrupt Source	158
6.4	Register Summary	158
	6.4.1 CPU0 Interrupt Register Summary	159
	6.4.2 CPU1 Interrupt Register Summary	162
6.5	Registers	167
	6.5.1 CPU0 Interrupt Registers	167
	6.5.2 CPU1 Interrupt Registers	171
7	Timer Group (TIMG)	177
7.1	Overview	177
7.2	Functional Description	178
	7.2.1 16-bit Prescaler and Clock Selection	178
	7.2.2 54-bit Time-base Counter	178
	7.2.3 Alarm Generation	178
	7.2.4 Timer Reload	179
	7.2.5 SLOW_CLK Frequency Calculation	180
	7.2.6 Interrupts	180
7.3	Configuration and Usage	181
	7.3.1 Timer as a Simple Clock	181
	7.3.2 Timer as One-shot Alarm	181
	7.3.3 Timer as Periodic Alarm	181
	7.3.4 SLOW_CLK Frequency Calculation	182
7.4	Register Summary	183
7.5	Registers	185
8	Watchdog Timers	195
8.1	Overview	195
8.2	Digital Watchdog Timers	196

	8.2.1 F	Features	196
	8.2.2 F	Functional Description	197
	3	8.2.2.1 Clock Source and 32-Bit Counter	197
	3	8.2.2.2 Stages and Timeout Actions	198
	3	8.2.2.3 Write Protection	198
	8	8.2.2.4 Flash Boot Protection	199
8.3	Super W	'atchdog	199
	8.3.1 F	Features	199
	8.3.2	Super Watchdog Controller	199
	3	8.3.2.1 Structure	200
	3	8.3.2.2 Workflow	200
8.4	Interrupt	S	200
8.5	Registers	5	201
9	XTAL	_32K Watchdog Timers (XTWDT)	202
9.1	Overview	V	202
9.2	Features		202
	9.2.1 I	Interrupt and Wake-Up	202
	9.2.2 E	BACKUP32K_CLK	202
9.3	Function	al Description	202
	9.3.1 \	Workflow	203
		BACKUP32K_CLK Working Principle	203
	9.3.3	Configuring the Divisor Component of BACKUP32K_CLK	203
10	Syste	em Registers	205
10.1	Overview		205
10.2	Features		205
10.3	Function	Description	205
	10.3.1	System and Memory Registers	205
		10.3.1.1 Internal Memory	205
		10.3.1.2 External Memory	206
		10.3.1.3 RSA Memory	206
		Clock Registers	207
		Interrupt Signal Registers	207
		Low-power Management Registers	207
		Peripheral Clock Gating and Reset Registers	207
		CPU Control Registers	209
10.4		Summary	210
10.5	Registers	3	211
11		Accelerator (SHA)	225
11.1	Introduct		225
11.2	Features		225
11.3	Working		225
11.4		Description	000
11.4	Function	Preprocessing	226 226

	11.4.1.1 Padding the Message	226
	11.4.1.2 Parsing the Message	227
	11.4.1.3 Initial Hash Value	227
	11.4.2 Hash task Process	228
	11.4.2.1 Typical SHA Mode Process	228
	11.4.2.2 DMA-SHA Mode Process	230
	11.4.3 Message Digest	232
	11.4.4 Interrupt	233
11.5	Register Summary	233
11.6	Registers	234
12	AES Accelerator (AES)	239
12.1	Introduction	239
12.2	Features	239
12.3	AES Working Modes	239
12.4	Typical AES Working Mode	240
12.1	12.4.1 Key, Plaintext, and Ciphertext	240
	12.4.2 Endianness	241
	12.4.3 Operation Process	243
12.5	DMA-AES Working Mode	243
	12.5.1 Key, Plaintext, and Ciphertext	244
	12.5.2 Endianness	244
	12.5.3 Standard Incrementing Function	245
	12.5.4 Block Number	245
	12.5.5 Initialization Vector	245
	12.5.6 Block Operation Process	246
12.6	Memory Summary	246
12.7	Register Summary	247
12.8	Registers	248
13	RSA Accelerator (RSA)	050
		252
13.1	Introduction	252
13.2	Features  Functional Depositation	252
13.3	Functional Description	252
	13.3.1 Large Number Modular Exponentiation	252
	13.3.2 Large Number Modular Multiplication	254
	13.3.3 Large Number Multiplication	254
10.4	13.3.4 Options for Acceleration	255
13.4	Memory Summary	256
13.5	Register Summary	257
13.6	Registers	257
14	HMAC Accelerator (HMAC)	261
14.1	Main Features	261
14.2	Functional Description	261
	14.2.1 Upstream Mode	261

	14.2.2 Downstream JTAG Enable Mode	262
	14.2.3 Downstream Digital Signature Mode	262
	14.2.4 HMAC eFuse Configuration	262
	14.2.5 HMAC Initialization	263
	14.2.6 HMAC Process (Detailed)	263
14.3	HMAC Algorithm Details	265
	14.3.1 Padding Bits	265
	14.3.2 HMAC Algorithm Structure	266
14.4	Register Summary	268
14.5	Registers	270
1 5	Digital Cignature (DC)	4
15	Digital Signature (DS)	276
15.1	Overview	276
15.2	Features  Financial Depositation	276
15.3		276
	15.3.1 Overview	276
	15.3.2 Private Key Operands	277
	15.3.3 Software Prerequisites	277
	15.3.4 DS Operation at the Hardware Level	278 279
15 /	15.3.5 DS Operation at the Software Level	281
<ul><li>15.4</li><li>15.5</li></ul>	Memory Summary  Register Summary	281 282
15.6	Register Summary Registers	283
10.0	negisters	200
16	External Memory Encryption and Decryption (XTS_A	<b>\ES)</b> 285
16.1	Overview	285
16.2	Features	285
16.3	Module Structure	285
16.4	Functional Description	286
	16.4.1 XTS Algorithm	286
	16.4.2 Key	286
	16.4.3 Target Memory Space	287
	16.4.4 Data Padding	287
	16.4.5 Manual Encryption Block	288
	16.4.6 Auto Encryption Block	289
	16.4.7 Auto Decryption Block	289
16.5	Software Process	290
16.6	Register Summary	291
16.7	Registers	292
17	Random Number Generator (RNG)	295
17.1	Introduction	295
17.2	Features	295
17.3	Functional Description	295
17.4	Programming Procedure	296
17.5	Register Summary	296

17.6	Register	296
18	UART Controller (UART)	297
18.1	Overview (CT CT C	297
18.2	Features	297
18.3	UART Structure	298
18.4	Functional Description	299
	18.4.1 Clock and Reset	299
	18.4.2 UART RAM	300
	18.4.3 Baud Rate Generation and Detection	301
	18.4.3.1 Baud Rate Generation	301
	18.4.3.2 Baud Rate Detection	302
	18.4.4 UART Data Frame	303
	18.4.5 RS485	304
	18.4.5.1 Driver Control	304
	18.4.5.2 Turnaround Delay	304
	18.4.5.3 Bus Snooping	304
	18.4.6 IrDA	305
	18.4.7 Wake-up	306
	18.4.8 Loopback Test	306
	18.4.9 Flow Control	306
	18.4.9.1 Hardware Flow Control	307
	18.4.9.2 Software Flow Control	308
	18.4.10 GDMA Mode	308
	18.4.11 UART Interrupts	309
10 E	18.4.12 UHCl Interrupts	310
18.5	Programming Procedures  18.5.1 Register Type	310 310
	18.5.1.1 Synchronous Registers	311
	18.5.1.2 Static Registers	312
	18.5.1.3 Immediate Registers	313
	18.5.2 Detailed Steps	313
	18.5.2.1 Initializing UARTn	313
	18.5.2.2 Configuring UARTn Communication	314
	18.5.2.3 Enabling UARTn	314
18.6	Register Summary	316
	18.6.1 UART Register Summary	316
	18.6.2 UHCI Register Summary	317
18.7	Registers	319
	18.7.1 UART Registers	319
	18.7.2 UHCI Regsiters	338
19	Two-wire Automotive Interface (TWAI®)	357
19.1	Overview	357
19.2	Features	357
19.3	Functional Protocol	357

	19.3.1	TWAI Pro	perties	357
	19.3.2	TWAI Me	ssages	358
		19.3.2.1	Data Frames and Remote Frames	359
		19.3.2.2	Error and Overload Frames	361
		19.3.2.3	Interframe Space	362
	19.3.3	TWAI Erro	ors	363
		19.3.3.1	Error Types	363
		19.3.3.2	Error States	363
		19.3.3.3	Error Counters	364
	19.3.4	TWAI Bit	Timing	365
		19.3.4.1	Nominal Bit	365
		19.3.4.2	Hard Synchronization and Resynchronization	366
19.4	Archite	ctural Ove	view	366
	19.4.1	Registers	Block	367
	19.4.2	Bit Stream	n Processor	368
	19.4.3	Error Mar	nagement Logic	368
	19.4.4	Bit Timing	g Logic	368
	19.4.5	Acceptan	ce Filter	368
	19.4.6	Receive F	FIFO	368
19.5	Functio	nal Descri	ption	369
	19.5.1	Modes		369
		19.5.1.1	Reset Mode	369
		19.5.1.2	Operation Mode	369
	19.5.2	Bit Timing		369
	19.5.3	Interrupt I	Management	370
		19.5.3.1	Receive Interrupt (RXI)	371
		19.5.3.2	Transmit Interrupt (TXI)	371
		19.5.3.3	Error Warning Interrupt (EWI)	371
		19.5.3.4	Data Overrun Interrupt (DOI)	371
		19.5.3.5	Error Passive Interrupt (TXI)	372
		19.5.3.6	Arbitration Lost Interrupt (ALI)	372
		19.5.3.7	Bus Error Interrupt (BEI)	372
		19.5.3.8	Bus Status Interrupt (BSI)	372
	19.5.4	Transmit	and Receive Buffers	372
		19.5.4.1	Overview of Buffers	372
		19.5.4.2	Frame Information	373
		19.5.4.3	Frame Identifier	374
		19.5.4.4	Frame Data	375
	19.5.5	Receive F	FIFO and Data Overruns	375
		19.5.5.1	Single Filter Mode	376
		19.5.5.2	Dual Filter Mode	376
	19.5.6	Error Mar	nagement	377
		19.5.6.1	Error Warning Limit	377
		19.5.6.2	Error Passive	379
		19.5.6.3	Bus-Off and Bus-Off Recovery	379
	19.5.7	Error Coc	le Capture	379

	19.5.8 Arbitration Lost Capture	380
19.6	Register Summary	382
19.7	Registers	383
20	USB On-The-Go (USB)	396
20.1	Overview	396
20.1	Features	396
20.2	20.2.1 General Features	396
	20.2.2 Device Mode Features	396
	20.2.3 Host Mode Features	396
20.3	Functional Description	397
20.0	20.3.1 Controller Core and Interfaces	397
	20.3.2 Memory Layout	398
	20.3.2.1 Control & Status Registers	399
	20.3.2.2 FIFO Access	399
	20.3.3 FIFO and Queue Organization	399
	20.3.3.1 Host Mode FIFOs and Queues	400
	20.3.3.2 Device Mode FIFOs	401
	20.3.4 Interrupt Hierarchy	401
	20.3.5 DMA Modes and Slave Mode	403
	20.3.5.1 Slave Mode	403
	20.3.5.2 Buffer DMA Mode	403
	20.3.5.3 Scatter/Gather DMA Mode	403
	20.3.6 Transaction and Transfer Level Operation	404
	20.3.6.1 Transaction and Transfer Level in DMA Mode	404
	20.3.6.2 Transaction and Transfer Level in Slave Mode	404
20.4	OTG	406
	20.4.1 OTG Interface	406
	20.4.2 ID Pin Detection	407
	20.4.3 Session Request Protocol (SRP)	407
	20.4.3.1 A-Device SRP	407
	20.4.3.2 B-Device SRP	408
	20.4.4 Host Negotiation Protocol (HNP)	409
	20.4.4.1 A-Device HNP	409
	20.4.4.2 B-Device HNP	410
21	USB Serial/JTAG Controller (USB_SERIAL_JTAG)	410
21.1	Overview	412 412
21.1	Features	412
21.3	Functional Description	414
21.0	21.3.1 USB Serial/JTAG host connection	414
	21.3.2 CDC-ACM USB Interface Functional Description	416
	21.3.3 CDC-ACM Firmware Interface Functional Description	417
	21.3.4 USB-to-JTAG Interface	418
	21.3.5 JTAG Command Processor	418
	21.3.6 LISB-to- ITAG Interface: CMD REP usage example	<u>410</u>

	21.3.7 USB-to-JTAG Interface: Response Capture Unit	419
	21.3.8 USB-to-JTAG Interface: Control Transfer Requests	420
21.4	Recommended Operation	421
	21.4.1 Internal/external PHY selection	421
	21.4.2 Runtime operation	421
21.5	Register Summary	423
21.6	Registers	424
22	SD/MMC Host Controller (SDHOST)	437
22.1	Overview	437
22.2	Features	437
22.3	SD/MMC External Interface Signals	437
22.4	Functional Description	438
	22.4.1 SD/MMC Host Controller Architecture	438
	22.4.1.1 Bus Interface Unit (BIU)	439
	22.4.1.2 Card Interface Unit (CIU)	439
	22.4.2 Command Path	439
	22.4.3 Data Path	440
	22.4.3.1 Data Transmit Operation	440
	22.4.3.2 Data Receive Operation	441
22.5	Software Restrictions for Proper CIU Operation	441
22.6	RAM for Receiving and Sending Data	443
	22.6.1 TX RAM Module	443
	22.6.2 RX RAM Module	443
22.7	DMA Descriptor Chain	443
22.8	The Structure of DMA descriptor chain	443
22.9	Initialization	446
	22.9.1 DMA Initialization	446
	22.9.2 DMA Transmission Initialization	446
	22.9.3 DMA Reception Initialization	447
	Clock Phase Selection	447
	Interrupt	448
	Register Summary	450
22.13	Registers	452
23	LED PWM Controller (LEDC)	478
23.1	Overview	478
23.2	Features	478
23.3	Functional Description	478
	23.3.1 Architecture	478
	23.3.2 Timers	479
	23.3.2.1 Clock Source	479
	23.3.2.2 Clock Divider Configuration	480
	23.3.2.3 14-bit Counter	481
	23.3.3 PWM Generators	481
	23.3.4 Duty Cycle Fading	482

	23.3.5 Interrupts	483
23.4	Register Summary	484
23.5	Registers	486
24	Pulse Count Controller (PCNT)	493
24.1	Features	493
24.2	Functional Description	494
24.3	Applications	496
	24.3.1 Channel 0 Incrementing Independently	496
	24.3.2 Channel 0 Decrementing Independently	497
	24.3.3 Channel 0 and Channel 1 Incrementing Together	497
24.4	Register Summary	499
24.5	Registers	500
Glo	ossary	506
	eviations for Peripherals	506
	eviations for Registers	506
Re	vision History	507
		001

# **List of Tables**

1-1	Address Mapping	20
1-2	Internal Memory Address Mapping	21
1-3	External Memory Address Mapping	23
1-4	Module/Peripheral Address Mapping	26
2-1	Parameters in eFuse BLOCK0	30
2-2	Secure Key Purpose Values	33
2-3	Parameters in BLOCK1 to BLOCK10	33
2-4	Registers Information	38
2-5	Configuration of Default VDDQ Timing Parameters	39
3-1	Bits Used to Control IO MUX Functions in Light-sleep Mode	96
3-2	Peripheral Signals via GPIO Matrix	99
3-3	IO MUX Pin Functions	109
3-4	RTC Functions of RTC IO MUX Pins	110
3-5	Analog Functions of RTC IO MUX Pins	111
4-1	Reset Sources	142
4-2	CPU Clock Source	144
4-3	CPU Clock Frequency	144
4-4	Peripheral Clocks	145
4-5	APB_CLK Fequency	146
4-6	CRYPTO_PWM_CLK Frequency	146
5-1	Default Configuration of Strapping Pins	147
5-2	Boot Mode Control	147
5-3	ROM Code Printing Control	149
5-4	JTAG Signal Source Control	150
6-1	CPU Peripheral Interrupt Configuration/Status Registers and Peripheral Interrupt Sources	153
6-2	CPU Interrupts	156
7-1	Alarm Generation When Up-Down Counter Increments	179
7-2	Alarm Generation When Up-Down Counter Decrements	179
10-1	Internal Memory Controlling Bit	206
10-2	Peripheral Clock Gating and Reset Bits	208
11-1	SHA Accelerator Working Mode	226
11-2	SHA Hash Algorithm Selection	226
11-6	The Storage and Length of Message digest from Different Algorithms	232
12-1	AES Accelerator Working Mode	240
12-2	Key Length and Encryption / Decryption	240
12-3	Working Status under Typical AES Working Mode	240
12-4	Text Endianness Type for Typical AES	241
12-5	Key Endianness Type for AES-128 Encryption and Decryption	241
12-6	Key Endianness Type for AES-256 Encryption and Decryption	242
12-7	Block Cipher Mode	243
12-8	Working Status under DMA-AES Working mode	244
12-9	TEXT-PADDING	244
12-10	Text Endianness for DMA-AES	245

13-1	Acceleration Performance	256
13-2	RSA Accelerator Memory Blocks	256
14-1	HMAC Purposes and Configuration Values	263
16-1	$Key$ generated based on $Key_A$ , $Key_B$ and $Key_C$	287
16-2	Mapping Between Offsets and Registers	288
18-1	UARTn Synchronous Registers	311
18-2	UARTn Static Registers	312
19-1	Data Frames and Remote Frames in SFF and EFF	360
19-2	Error Frame	361
19-3	Overload Frame	362
19-4	Interframe Space	362
19-5	Segments of a Nominal Bit Time	365
19-6	Bit Information of TWAI_BUS_TIMING_0_REG (0x18)	370
19-7	Bit Information of TWAI_BUS_TIMING_1_REG (0x1c)	370
19-8	Buffer Layout for Standard Frame Format and Extended Frame Format	372
19-9	TX/RX Frame Information (SFF/EFF) TWAI Address 0x40	373
19-10	TX/RX Identifier 1 (SFF); TWAI Address 0x44	374
19-11	TX/RX Identifier 2 (SFF); TWAI Address 0x48	374
19-12	TX/RX Identifier 1 (EFF); TWAI Address 0x44	374
19-13	TX/RX Identifier 2 (EFF); TWAI Address 0x48	374
19-14	TX/RX Identifier 3 (EFF); TWAI Address 0x4c	374
19-15	TX/RX Identifier 4 (EFF); TWAI Address 0x50	374
19-16	Bit Information of TWAI_ERR_CODE_CAP_REG (0x30)	379
19-17	Bit Information of Bits SEG.4 - SEG.0	380
19-18	Bit Information of TWAI_ARB LOST CAP_REG (0x2c)	381
20-1	IN and OUT Transactions in Slave Mode	405
20-2	UTMI OTG Interface	406
21-1	Standard CDC-ACM Control Requests	416
21-2	CDC-ACM Settings with RTS and DTR	417
21-3	Commands of a Nibble	418
21-4	USB-to-JTAG Control Requests	420
21-5	JTAG Capabilities Descriptor	420
21-6	Use cases and eFuse settings	421
21-7	Reset SoC into Download Mode	422
21-8	Reset SoC into Booting	422
22-1	SD/MMC Signal Description	438
22-2	Word DES0 of SD/MMC GDMA Linked List	444
22-3	Word DES1 of SD/MMC GDMA Linked List	445
22-4	Word DES2 of SD/MMC GDMA Linked List	445
22-5	Word DES3 of SD/MMC GDMA Linked List	445
22-6	SDHOST Clk Phase Selection	448
24-1	Counter Mode. Positive Edge of Input Pulse Signal. Control Signal in Low State	495
24-2	Counter Mode. Positive Edge of Input Pulse Signal. Control Signal in High State	495
24-3	Counter Mode. Negative Edge of Input Pulse Signal. Control Signal in Low State	495
24-4	Counter Mode Negative Edge of Input Pulse Signal Control Signal in High State	495

# **List of Figures**

1-1	System Structure and Address Mapping	19
1-2	Cache Structure	24
1-3	Peripherals/modules that can work with GDMA	26
2-1	Shift Register Circuit (output of first 32 bytes)	35
2-2	Shift Register Circuit (output of last 12 bytes)	35
3-1	Architecture of IO MUX, RTC IO MUX, and GPIO Matrix	89
3-2	Internal Structure of a Pad	90
3-3	GPIO Input Synchronized on APB Clock Rising Edge or on Falling Edge	91
3-4	Filter Timing of GPIO Input Signals	91
4-1	Reset Levels	141
4-2	Clock Structure	143
6-1	Interrupt Matrix Structure	151
7-1	Timer Units within Groups	177
7-2	Timer Group Architecture	178
8-1	Watchdog Timers Overview	195
8-2	Watchdog Timers in ESP32-S3	197
8-3	Super Watchdog Controller Structure	200
9-1	XTAL32K Watchdog Timer	202
14-1	HMAC SHA-256 Padding Diagram	266
14-2	HMAC Structure Schematic Diagram	266
15-1	Software Preparations and Hardware Working Process	277
16-1	External Memory Encryption and Decryption Operation Settings	285
17-1	Noise Source	295
18-1	UART Structure	298
18-2	UART Controllers Sharing RAM	300
18-3	UART Controllers Division	301
18-4	The Timing Diagram of Weak UART Signals Along Falling Edges	302
18-5	Structure of UART Data Frame	303
18-6	AT_CMD Character Structure	303
18-7	Driver Control Diagram in RS485 Mode	304
18-8	The Timing Diagram of Encoding and Decoding in SIR mode	305
18-9	IrDA Encoding and Decoding Diagram	306
18-10	Hardware Flow Control Diagram	307
18-11	Connection between Hardware Flow Control Signals	307
18-12	Data Transfer in GDMA Mode	309
18-13	UART Programming Procedures	313
19-1	Bit Fields in Data Frames and Remote Frames	359
19-2	Fields of an Error Frame	361
19-3	Fields of an Overload Frame	362
19-4	The Fields within an Interframe Space	364
19-5	Layout of a Bit	365
19-6	TWAI Overview Diagram	367
19-7	Acceptance Filter	376

19-8	Single Filter Mode	377
19-9	Dual Filter Mode	378
19-10	Error State Transition	378
19-11	Positions of Arbitration Lost Bits	381
20-1	OTG_FS System Architecture	397
20-2	OTG_FS Register Layout	398
20-3	Host Mode FIFOs	400
20-4	Device Mode FIFOs	401
20-5	OTG_FS Interrupt Hierarchy	402
20-6	Scatter/Gather DMA Descriptor List	403
20-7	A-Device SRP	408
20-8	B-Device SRP	408
20-9	A-Device HNP	409
20-10	B-Device HNP	410
21-1	USB Serial/JTAG High Level Diagram	413
21-2	USB Serial/JTAG Block Diagram	414
21-3	USB Serial/JTAG and USB-OTG Internal/External PHY Routing Diagram	415
21-4	JTAG Routing Diagram	416
22-1	SD/MMC Controller Topology	437
22-2	SD/MMC Controller External Interface Signals	438
22-3	SDIO Host Block Diagram	439
22-4	Command Path State Machine	440
22-5	Data Transmit State Machine	441
22-6	Data Receive State Machine	441
22-7	Descriptor Chain	443
22-8	The Structure of a Linked List	444
22-9	Clock Phase Selection	448
23-1	LED PWM Architecture	478
23-2	LED PWM Generator Diagram	479
23-3	Frequency Division When LEDC_CLK_DIV_TIMERx is a Non-Integer Value	480
23-4	LED_PWM Output Signal Diagram	482
23-5	Output Signal Diagram of Fading Duty Cycle	482
24-1	PCNT Block Diagram	493
24-2	PCNT Unit Architecture	494
24-3	Channel 0 Up Counting Diagram	496
24-4	Channel 0 Down Counting Diagram	497
24-5	Two Channels Un Counting Diagram	497

# 1 System and Memory

# 1.1 Overview

The ESP32-S3 is a dual-core system with two Harvard Architecture Xtensa<sup>®</sup> LX7 CPUs. All internal memory, external memory, and peripherals are located on the CPU buses.

### 1.2 Features

#### Address Space

- 848 KB of internal memory address space accessed from the instruction bus
- 560 KB of internal memory address space accessed from the data bus
- 836 KB of peripheral address space
- 32 MB of external memory virtual address space accessed from the instruction bus
- 32 MB external memory virtual address space accessed from the data bus
- 480 KB of internal DMA address space
- 32 MB of external DMA address space

#### Internal Memory

- 384 KB Internal ROM
- 512 KB Internal SRAM
- 8 KB RTC FAST Memory
- 8 KB RTC SLOW Memory

# External Memory

- Supports up to 1 GB external flash
- Supports up to 1 GB external RAM

# • Peripheral Space

- 45 modules/peripherals in total

### GDMA

- 11 GDMA-supported modules/peripherals

Figure 1-1 illustrates the system structure and address mapping.




Figure 1-1. System Structure and Address Mapping

#### Note:

- The address space with gray background is not available to users.
- The memory or peripheral marked with a red pentagram can be accessed by the ULP co-processor.
- The range of addresses available in the address space may be larger than the actual available memory of a particular type.

# 1.3 Functional Description

# 1.3.1 Address Mapping

The system contains two Harvard Architecture Xtensa<sup>®</sup> LX7 CPUs, and both can access the same range of address space.

Addresses below 0x4000\_0000 are accessed using the data bus. Addresses in the range of 0x4000\_0000  $\sim$ 

0x4FFF\_FFFF are accessed using the instruction bus. Addresses over and including 0x5000\_0000 are shared by both data bus and instruction bus.

Both data bus and instruction bus are little-endian. The CPU can access data via the data bus using single-byte, double-byte, 4-byte and 16-byte alignment. The CPU can also access data via the instruction bus, but only in 4-byte aligned manner; non-aligned data access will cause a CPU exception.

#### The CPU can:

- directly access the internal memory via both data bus and instruction bus;
- directly access the external memory which is mapped into the address space via cache;
- directly access modules/peripherals via data bus.

Table 1-1 lists the address ranges on the data bus and instruction bus and their corresponding target memory.

Some internal and external memory can be accessed via both data bus and instruction bus. In such cases, the CPU can access the same memory using multiple addresses.

Duo Tuo o	Boundary	/ Address	Size	Torget
Bus Type	Low Address	High Address	Size	Target
	0x0000_0000	0x3BFF_FFFF		Reserved
Data bus	0x3C00_0000	0x3DFF_FFFF	32 MB	External memory
	0x3E00_0000	0x3FC8_7FFF		Reserved
Data bus	0x3FC8_8000	0x3FCF_FFFF	480 KB	Internal memory
	0x3FD0_0000	0x3FEF_FFFF		Reserved
Data bus	0x3FF0_0000	0x3FF1_FFFF	128 KB	Internal memory
	0x3FF2_0000	0x3FFF_FFFF		Reserved
Instruction bus	0x4000_0000	0x4005_FFFF	384 KB	Internal memory
	0x4006_0000	0x4036_FFFF		Reserved
Instruction bus	0x4037_0000	0x403D_FFFF	448 KB	Internal memory
	0x403E_0000	0x41FF_FFFF		Reserved
Instruction bus	0x4200_0000	0x43FF_FFFF	32 MB	External memory
	0x4400_0000	0x4FFF_FFFF		Reserved
Data/Instruction	0x5000_0000	0x5000_1FFF	8 KB	Internal memory
bus				
	0x5000_2000	0x5FFF_FFFF		Reserved
Data/Instruction	0x6000_0000	0x600D_0FFF	836 KB	Peripherals
bus				
	0x600D_1000	0x600F_DFFF		Reserved
	0x600F_E000	0x600F_FFFF	8 KB	Internal memory
	0x6010_0000	0xFFFF_FFFF		Reserved

Table 1-1. Address Mapping

# 1.3.2 Internal Memory

The ESP32-S3 consists of the following three types of internal memory:

- Internal ROM (384 KB): The internal ROM is a read-only memory and cannot be programmed. Internal ROM contains the ROM code (software instructions and some software read-only data) of some low level system software.
- Internal SRAM (512 KB): The Internal Static RAM (SRAM) is a volatile memory that can be quickly accessed by the CPU (generally within a single CPU clock cycle).
  - A part of the SRAM can be configured to operate as a cache for external memory access, which cannot be accessed by CPU in such case.
  - Some parts of the SRAM can only be accessed via the CPU's instruction bus.
  - Some parts of the SRAM can only be accessed via the CPU's data bus.
  - Some parts of the SRAM can be accessed via both the CPU's instruction bus and the CPU's data bus.
- RTC Memory (16 KB): The RTC (Real Time Clock) memory implemented as Static RAM (SRAM) and thus is volatile. However, RTC memory has the added feature of being persistent throughout deep sleep (i.e., the RTC memory retains its values throughout deep sleep).
  - RTC FAST Memory (8 KB): RTC FAST memory can only be accessed by the CPU, and cannot be
    accessed by the ULP co-processor. It is generally used to store instructions and data that needs to
    persist across a deep sleep.
  - RTC SLOW Memory (8 KB): The RTC SLOW memory can be accessed by both the CPU and the ULP co-processor, and thus is generally used to store instructions and share data between the CPU and the ULP co-processor.

Based on the three different types of internal memory described above, the internal memory of the ESP32-S3 is split into four segments: Internal ROM (384 KB), Internal SRAM (512 KB), RTC FAST Memory (8 KB) and RTC SLOW Memory (8 KB). However, within each segment, there may be different bus access restrictions (e.g., some parts of the segment may only be accessible by the CPU's instruction bus). Therefore, some segments are also further divided down into parts. Table 1-2 describes each part of internal memory and their address ranges on the data bus and/or instruction bus.

Table 1-2. Internal Memory Address Mapping

Puo Typo	Boundary	/ Address	Size	Toract	
Bus Type	Low Address High Addres		Size	Target	
	0x3FF0_0000	0x3FF1_FFFF	128 KB	Internal ROM 1	
Data bus	0x3FC8_0000	0x3FCE_FFFF	416 KB	Internal SRAM 1	
Data bus	0x3FCF_0000	0x3FCF_FFFF	64 KB	Internal SRAM 2	
	0x4000_0000	0x4003_FFFF	256 KB	Internal ROM 0	
	0x4004_0000	0x4005_FFFF	128 KB	Internal ROM 1	
Instruction bus	0x4037_0000	0x4037_7FFF	32 KB	Internal SRAM 0	
	0x4037_8000	0x403D_FFFF	416 KB	Internal SRAM 1	
Data/Instruction bus	0x5000_0000	0x5000_1FFF	8 KB	RTC SLOW Memory	
Data/II ISti UCTION DUS	0x600F_E000	0x600F_FFFF	8 KB	RTC FAST Memory	

#### Note:

All of the internal memories are managed by Permission Control module. An internal memory can only be accessed when it is allowed by Permission Control, then the internal memory can be available to the CPU. For more information about Permission Control, please refer to Chapter 6 Permission Control (PMS) [to be added later].

#### 1. Internal ROM 0

Internal ROM 0 is a 256 KB, read-only memory space, addressed by the CPU only through the instruction bus, as shown in Table 1-2.

#### 2. Internal ROM 1

Internal ROM 1 is a 128 KB, read-only memory space, addressed by the CPU through the instruction bus via  $0x4004\_0000 \sim 0x4005\_FFFF$  or through the data bus via  $0x3FF0\_0000 \sim 0x3FF1\_FFFF$  in the same order, as shown in Table 1-2.

This means, for example, address 0x4005\_0000 and 0x3FF0\_0000 correspond to the same word, 0x4005\_0004 and 0x3FF0\_0004 correspond to the same word, 0x4005\_0008 and 0x3FF0\_0008 correspond to the same word, etc (same below).

#### 3. Internal SRAM 0

Internal SRAM 0 is a 32 KB, read-and-write memory space, addressed by the CPU through the instruction bus, as shown in Table 1-2.

A 16 KB or the total 32 KB of this memory space can be configured as instruction cache (ICache) to store instructions or read-only data of the external memory. In this case, the occupied memory space cannot be accessed by the CPU, while the remaining can still can be accessed by the CPU.

#### 4. Internal SRAM 1

Internal SRAM 1 is a 416 KB, read-and-write memory space, addressed by the CPU through the data bus or instruction bus in the same order, as shown in Table 1-2.

The total 416 KB memory space comprises multiple 8 KB and 16 KB memory (sub-memory) blocks. A memory block (up to 16 KB) can be used as a Trace Memory, in which case this block can still be accessed by the CPU.

#### 5. Internal SRAM 2

Internal SRAM 2 is a 64 KB, read-and-write memory space, addressed by the CPU through the data bus, as shown in Table 1-2.

A 32 KB or the total 64 KB can be configured as data cache (DCache) to cache data of the external memory. The space used as DCache cannot be accessed by the CPU, while the remaining space can still be accessed by the CPU.

#### 6. RTC FAST Memory

RTC FAST Memory is a 8 KB, read-and-write SRAM, addressed by the CPU through the data/instruction bus via the shared address 0x600F\_E000 ~ 0x600F\_FFFF, as described in Table 1-2.

#### 7. RTC SLOW Memory

RTC SLOW Memory is a 8 KB, read-and-write SRAM, addressed by the CPU through the data/instruction bus via shared address 0x5000\_E000 ~ 0x5001\_FFFF, as described in Table 1-2.

RTC SLOW Memory can also be used as a peripheral addressable to the CPU via  $0x6002\_1000 \sim 0x6002\_2FFF$ .

# 1.3.3 External Memory

ESP32-S3 supports SPI, Dual SPI, Quad SPI, Octal SPI, QPI, and OPI interfaces that allow connection to external flash and RAM. It also supports hardware encryption and decryption based on XTS\_AES algorithm to protect users' programs and data in the external flash and RAM.

# 1.3.3.1 External Memory Address Mapping

The CPU accesses the external memory via the cache. According to information inside the MMU (Memory Management Unit), the cache maps the CPU's instruction/data bus address into a physical address of the external flash and RAM. Due to this address mapping, ESP32-S3 can address up to 1 GB external flash and 1 GB external RAM.

Using the cache, ESP32-S3 is able to support the following address space mappings at a time:

- Up to 32 MB instruction bus address space can be mapped to the external flash or RAM as individual 64 KB blocks via the ICache. 4-byte aligned reads and fetches are supported.
- Up to 32 MB data bus address space can be mapped to the external RAM as individual 64 KB blocks via the DCache. Single-byte, double-byte, 4-byte, 16-byte aligned reads and writes are supported. This address space can also be mapped to the external flash or RAM for read operations only.

Table 1-3 lists the mapping between the cache and the corresponding address ranges on the data bus and instruction bus.

Puo Tuo	Boundary	Boundary Address				
Bus Type	Low Address High Address Size		Target			
Data bus	0x3C00_0000	0x3DFF_FFFF	32 MB	DCache		
Instruction	0x4200_0000	0x43FF_FFFF	32 MB	lCache		
bus						

Table 1-3. External Memory Address Mapping

#### Note:

Only if the CPU obtains permission for accessing the external memory, can it be responded for memory access. For more detailed information about permission control, please refer to Chapter 6 *Permission Control (PMS)* [to be added later].

#### 1.3.3.2 Cache

As shown in Figure 1-2, ESP32-S3 has a dual-core-shared ICache and DCache structure, which allows prompt response upon simultaneous requests from the instruction bus and data bus. Some internal memory space can be used as cache (see Internal SRAM 0 and Internal SRAM 2 in Section 1.3.2).

When the instruction bus of two cores initiate a request on ICache simultaneously, the arbiter determines which core gets the access to the ICache first; when the data bus of two cores initiate a request on DCache

simultaneously, the arbiter determines which gets the access to the DCache first. When a cache miss occurs, the cache controller will initiate a request to the external memory. When ICache and DCache initiate requests on the external memory simultaneously, the arbiter determines which gets the access to the external memory first. The size of ICache can be configured to 16 KB or 32 KB, while its block size can be configured to 16 B or 32 B. When an ICache is configured to 32 KB, its block cannot be 16 B. The size of DCache can be configured to 32 KB or 64 KB, while its block size can be configured to 16 B. When a DCache is configured to 64 KB, its block cannot be 16 B.




Figure 1-2. Cache Structure

# 1.3.3.3 Cache Operations

ESP32-S3 caches support the following operations:

- 1. **Write-Back**: This operation is used to clear the dirty bits in dirty blocks and update the new data to the external memory. After the write-back operation finished, both the external memory and the cache are bearing the new data. The CPU can then read/write the data directly from the cache. Only DCache has this function.
  - If the data in the cache is newer than the one stored in the external memory, then the new data will be considered as a dirty block. The cache tracks these dirty blocks through their dirty bits. When the dirty bits of a data are cleared, the cache will consider the data as new.
- 2. Clean: This operation is used to clear dirty bits in the dirty block, without updating data to the external memory. After the clean operation finish, there will still be old data stored in the external memory, while the cache keeps the new one (but the cache does not know about this). The CPU can then read/write the data directly from the cache. Only DCache has this function.
- 3. Invalidate: This operation is used to remove valid data in the cache. Even if the data is a dirty block mentioned above, it will not be updated to the external memory. But for the non-dirty data, it will be only stored in the external memory after this operation. The CPU needs to access the external memory in order to read/write this data. As for the dirty blocks, they will be totally lost with only old data in the external memory after this operation. There are two types of invalidate operation: automatic invalidation (Auto-Invalidate) and manual invalidation (Manual-Invalidate). Manual-Invalidate is performed only on data in the specified area in the cache, while Auto-Invalidate is performed on all data in the cache. Both ICache and DCache have this function.

- 4. **Preload**: This operation is to load instructions and data into the cache in advance. The minimum unit of preload-operation is one block. There are two types of preload-operation: manual preload (Manual-Preload) and automatic preload (Auto-Preload). Manual-Preload means that the hardware prefetches a piece of continuous data according to the virtual address specified by the software. Auto-Preload means the hardware prefetches a piece of continuous data according to the current address
- 5. Lock/Unlock: The lock operation is used to prevent the data in the cache from being easily replaced. There are two types of lock: prelock and manual lock. When prelock is enabled, the cache locks the data in the specified area when filling the missing data to cache memory, while the data outside the specified area will not be locked. When manual lock is enabled, the cache checks the data that is already in the cache memory and locks the data only if it falls in the specified area, and leaves the data outside the specified area unlocked. When there are missing data, the cache will replace the data in the unlocked way first, so the data in the locked way is always stored in the cache and will not be replaced. But when all ways within the cache are locked, the cache will replace data, as if it was not locked. Unlocking is the reverse of locking, except that it only can be done manually. Both ICache and DCache have this function.

where the cache hits or misses (depending on configuration). Both ICache and DCache have this function.

Please note that the writing-back, cleaning and Manual-Invalidate operations will only work on the unlocked data. If you expect to perform such operations on the locked data, please unlock them first.

# 1.3.4 GDMA Address Space

The GDMA (General Direct Memory Access) peripheral in ESP32-S3 can provide DMA (Direct Memory Access) services including:

- Data transfers between different locations of internal memory;
- Data transfers between internal memory and external memory;
- Data transfers between different locations of external memory.

GDMA uses the same addresses as the CPU's data bus to access Internal SRAM 1 and Internal SRAM 2. Specifically, GDMA uses address range 0x3FC8\_8000 ~ 0x3FCE\_FFFF to access Internal SRAM 1 and 0x3FCF\_0000 ~ 0x3FCF\_FFFF to access Internal SRAM 2. Note that GDMA cannot access the internal memory occupied by cache.

In addition, GDMA can access the external memory (only RAM) via the same address as CPU accessing DCache (0x3C00\_0000 ~ 0x3DFF\_FFFF). When DCache and GDMA access the external memory simultaneously, the software needs to make sure the data is consistent.

Besides, some peripherals/modules of the ESP32-S3 can work together with GDMA. In these cases, GDMA can provide the following powerful services for them:

- Data transfers between modules/peripherals and internal memory;
- Data transfers between modules/peripherals and external memory.

There are 11 peripherals/modules that can work together with GDMA. As shown in Figure 1-3, these 11 vertical lines in turn correspond to these 11 peripherals/modules with GDMA function, the horizontal line represents a certain channel of GDMA (can be any channel), and the intersection of the vertical line and the horizontal line indicates that a peripheral/module has the ability to access the corresponding channel of GDMA. If there are multiple intersections on the same line, it means that these peripherals/modules cannot enable the GDMA function at the same time.




Figure 1-3. Peripherals/modules that can work with GDMA

These peripherals/modules can access any memory available to GDMA. For more information, please refer to Chapter 7 GDMA Controller (DMA) [to be added later].

#### Note:

When accessing a memory via GDMA, a corresponding access permission is needed, otherwise this access may fail. For more information about permission control, please refer to Chapter 6 *Permission Control (PMS)* [to be added later].

# 1.3.5 Modules/Peripherals

The CPU can access modules/peripherals via  $0x6000\_0000 \sim 0x6000D\_0FFF$  shared by the data/instruction bus.

# 1.3.5.1 Module/Peripheral Address Mapping

Table 1-4 lists all the modules/peripherals and their respective address ranges. Note that the address space of specific modules/peripherals is defined by "Boundary Address" (including both Low Address and High Address).

**Boundary Address Target** Size Notes Low Address High Address **UART Controller 0** 0x6000 0000 0x6000 OFFF 4 KB Reserved 0x6000\_1000 0x6000\_1FFF 0x6000\_2FFF SPI Controller 1 0x6000\_2000 4 KB SPI Controller 0 0x6000 3000 0x6000 3FFF 4 KB **GPIO** 4 KB 0x6000 4000 0x6000 4FFF Reserved 0x6000\_5000 0x6000\_6FFF

Table 1-4. Module/Peripheral Address Mapping

Taurat	Boundary	Ciro	Notes	
Target	Low Address	High Address	Size	Notes
eFuse Controller	0x6000_7000	0x6000_7FFF	4 KB	
Low-Power Management	0x6000_8000	0x6000_8FFF	4 KB	
IO MUX	0x6000_9000	0x6000_9FFF	4 KB	
Reserved	0x6000_A000	0x6000_EFFF		
I2S Controller 0	0x6000_F000	0x6000_FFFF	4 KB	
UART Controller 1	0x6001_0000	0x6001_0FFF	4 KB	
Reserved	0x6001_1000	0x6001_2FFF		
I2C Controller 0	0x6001_3000	0x6001_3FFF	4 KB	
UHCI0	0x6001_4000	0x6001_4FFF	4 KB	
Reserved	0x6001_5000	0x6001_5FFF		
Remote Control Peripheral	0x6001_6000	0x6001_6FFF	4 KB	4
Pulse Count Controller	0x6001_7000	0x6001_7FFF	4 KB	
Reserved	0x6001_8000	0x6001_8FFF		
LED PWM Controller	0x6001_9000	0x6001_9FFF	4 KB	
Reserved	0x6001_A000	0x6001_DFFF		Ť
Motor Control PWM 0	0x6001_E000	0x6001_EFFF	4 KB	
Timer Group 0	0x6001_F000	0x6001_FFFF	4 KB	
Timer Group 1	0x6002_0000	0x6002_0FFF	4 KB	
RTC SLOW Memory	0x6002_1000	0x6002_2FFF	8 KB	
System Timer	0x6002_3000	0x6002_3FFF	4 KB	
SPI Controller 2	0x6002_4000	0x6002_4FFF	4 KB	
SPI Controller 3	0x6002_5000	0x6002_5FFF	4 KB	
APB Controller	0x6002_6000	0x6002_6FFF	4 KB	
I2C Controller 1	0x6002_7000	0x6002_7FFF	4 KB	
SD/MMC Host Controller	0x6002_8000	0x6002_8FFF	4 KB	
Reserved	0x6002_9000	0x6002_AFFF		
Two-wire Automotive Interface	0x6002_B000	0x6002_BFFF	4 KB	
Motor Control PWM 1	0x6002 C000	0x6002_CFFF	4 KB	
I2S Controller 1	0x6002_D000	0x6002 DFFF	4 KB	
UART controller 2	0x6002_E000	0x6002_EFFF	4 KB	
Reserved	0x6002 F000	0x6003_7FFF		
USB Serial/JTAG Controller	0x6003_8000	0x6003 8FFF	4 KB	
USB External Control registers	0x6003_9000	0x6003_9FFF	4 KB	1
AES Accelerator	0x6003_A000	0x6003_AFFF	4 KB	
SHA Accelerator	0x6003_B000	0x6003_BFFF	4 KB	
RSA Accelerator	0x6003_C000	0x6003_CFFF	4 KB	
Digital Signature	0x6003_D000	0x6003_DFFF	4 KB	
HMAC Accelerator	0x6003_E000	0x6003_EFFF	4 KB	
GDMA Controller	0x6003_F000	0x6003_FFFF	4 KB	
ADC Controller	0x6004_0000	0x6004_0FFF	4 KB	
Camera-LCD Controller	0x6004_1000	0x6004_1FFF	4 KB	
Reserved	0x6004_2000	0x6007_FFFF		

Torget	Boundary	/ Address	Size	Notes
Target	Low Address	High Address	Size	Notes
USB core registers	0x6008_0000	0x600B_FFFF	256 KB	1
System Registers	0x600C_0000	0x600C_0FFF	4 KB	
Sensitive Register	0x600C_1000	0x600C_1FFF	4 KB	
Interrupt Matrix	0x600C_2000	0x600C_2FFF	4 KB	
Reserved	0x600C_3000	0x600C_3FFF		
Configure Cache	0x600C_4000	0x600C_BFFF	32 KB	
External Memory Encryption and	0x600C_C000	0x600C_CFFF	4 KB	
Decryption				
Reserved	0x600C_D000	0x600C_DFFF		
Debug Assist	0x600C_E000	0x600C_EFFF	4 KB	
Reserved	0x600C_F000	0x600C_FFFF		
World Controller	0x600D_0000	0x600D_0FFF	4 KB	

#### Note:

- 1. The address space in this module/peripheral is not continuous.
- 2. The CPU needs to obtain the access permission to a certain module/peripheral when initiating a request to access it, otherwise it may fail. For more information of permission control, please see Chapter 6 Permission Control (PMS) [to be added later].

# 2 eFuse Controller

# 2.1 Overview

The ESP32-S3 contains a 4096-bit eFuse to store parameters. These parameters are burned and read by an eFuse controller. Once an eFuse bit is programmed to 1, it can never be reverted to 0. The eFuse controller programs individual bits of parameters in eFuse according to software configurations. Some of these parameters can be read by software using the eFuse controller, while some can be directly used by hardware modules.

# 2.2 Features

- 4096 bits in total, with 1566 bits available for users
- One-time programmable storage
- Programmable write-protection
- Programmable read-protection against reads by software
- · Various hardware encoding schemes protect against data corruption

# 2.3 Functional Description

# 2.3.1 Structure

The eFuse data is organized in 11 blocks (BLOCK0 ~ BLOCK10). BLOCK0 has 640 bits in totall. BLOCK1 has 288 bits and each block of BLOCK2 ~ 10 has 352 bits.

BLOCKO, which holds most parameters, has 25 bits that can only be used by hardware (the details are showed in Section 2.3.2) and are invisible to software, and 29 further bits are reserved for future use.

Table 2-1 lists all the parameters in BLOCKO and their offsets, bit widths, as well as information on whether they can be used by hardware, which bits are write-protected, and corresponding descriptions.

The **EFUSE\_WR\_DIS** parameter is used to disable the writing of other parameters, while **EFUSE\_RD\_DIS** is used to disable software from reading BLOCK4 ~ BLOCK10. For more information on these two parameters, please see Section 2.3.1.1 and Section 2.3.1.2.

eFuse Controller

Table 2-1. Parameters in eFuse BLOCK0

Parameters	Bit Width	Hardware Use	Write-Protect Bits in EFUSE_WR_DIS	Description
EFUSE_WR_DIS	32	Υ	N/A	Disable writing of individual eFuses.
EFUSE_RD_DIS	7	Υ	0	Disable software from reading eFuse blocks BLOCK4 ~ 10.
EFUSE_DIS_ICACHE	1	Y	2	Disable ICache.
EFUSE_DIS_DCACHE	1	Y	2	Disable DCache.
EFUSE_DIS_DOWNLOAD_ICACHE	1	Y	2	Disable ICache in Download mode.
EFUSE_DIS_DOWNLOAD_DCACHE	1	Y	2	Disable DCache in Download mode.
EFUSE_DIS_FORCE_DOWNLOAD	1	Υ	2	Disable chip from force-entering Download mode.
EFUSE_DIS_USB_OTG	1	Υ	2	Disable USB OTG.
EFUSE_DIS_TWAI	1	Y	2	Disable TWAI Controller.
EFUSE_DIS_APP_CPU	1	Υ	2	Disable APP CPU.
EFLINE COFT DIO ITAO	0		31	Disable JTAG by programming odd number of bits. If JTAG is disabled by this
EFUSE_SOFT_DIS_JTAG	3	Υ		way, software can re-enable JTAG via HMAC peripheral.
EFUSE_DIS_PAD_JTAG	1	Υ	2	Hardware Disable JTAG permanently.
EFUSE_DIS_DOWNLOAD_ MANUAL_ENCRYPT	1	Υ	2	Disable flash encryption in Download boot mode.
EFUSE_USB_EXCHG_PINS	1	Υ	30	Swap USB D+/D- pins.
EFUSE_EXT_PHY_ENABLE	1	N	30	Enable external USB PHY.
EFUSE_VDD_SPI_XPD	1	Υ	3	Power up the VDD_SPI regulator if EFUSE_VDD_SPI_FORCE is 1.
EFUSE_VDD_SPI_TIEH	4	Υ	0	Select voltage for VDD_SPI if VDD_SPI_FORCE is 1. 0: connect VDD_SPI to 1.8
EFUSE_VDD_SFI_HER		Y	3	V LDO; 1: connect VDD_SPI to VDD_RTC_IO.
EFUSE_VDD_SPI_FORCE	1	Υ	3	Set to use EFUSE_VDD_SPI_XPD and EFUSE_VDD_SPI_TIEH to configure
EFUSE_VDD_SPI_FORGE	I	Y	3	VDD_SPI LDO.
EFUSE_WDT_DELAY_SEL	2	Υ	3	Select RTC WDT timeout threshold.
EFUSE_SPI_BOOT_CRYPT_CNT	2	Υ	4	Enable SPI boot encryption and decryption. This feature is enabled when an odd
LI USL_SFI_DUUI_UNTFI_UNI	3	Y	4	number of bits is set in this parameter, otherwise it is disabled.
EFUSE_SECURE_BOOT_KEY_ REVOKE0	1	N	5	Revoke the first secure boot key when enabled.

Parameters	Bit Width	Hardware Use	Write-Protect Bits in EFUSE_WR_DIS	Description
EFUSE_SECURE_BOOT_KEY_ REVOKE1	1	Ν	6	Revoke the second secure boot key when enabled.
EFUSE_SECURE_BOOT_KEY_ REVOKE2	1	Ν	7	Revoke the third secure boot key when enabled.
EFUSE_KEY_PURPOSE_0	4	Υ	8	Key0 purpose, see Table 2-2.
EFUSE_KEY_PURPOSE_1	4	Υ	9	Key1 purpose, see Table 2-2.
EFUSE_KEY_PURPOSE_2	4	Y	10	Key2 purpose, see Table 2-2.
EFUSE_KEY_PURPOSE_3	4	Υ	11	Key3 purpose, see Table 2-2.
EFUSE_KEY_PURPOSE_4	4	Y	12	Key4 purpose, see Table 2-2.
EFUSE_KEY_PURPOSE_5	4	Y	13	Key5 purpose, see Table 2-2.
EFUSE_SECURE_BOOT_EN	1	Ν	15	Enable secure boot.
EFUSE_SECURE_BOOT_AGG	1	N	16	Enable aggressive Secure boot key revocation mode.
RESSIVE_REVOKE	ı		10	Litable aggressive Secure boot key revocation mode.
EFUSE_DIS_USB_JTAG	1	Υ	2	Set to disable the function of usb_serial_jtag that switch usb to jtag.
EFUSE_DIS_USB_SERIAL_JTAG	1	Υ	2	Set to disable usb_serial_jtag module.
EFUSE_STRAP_JTAG_SEL	1	Y	2	Enable selection between usb_to_jtag or pad_to_jtag through GPIO3. 0:
LI COL_OTTAL_OTAG_OLL	'	,	2	pad_to_jtag; 1: usb_to_jtag.
				Select internal/external PHY for USB OTG and usb_serial_jtag. 0: internal PHY
EFUSE_USB_PHY_SEL	1	Υ	2	for usb_serial_jtag, external PHY for USB OTG; 1: internal PHY for USB OTG,
				external PHY for usb_serial_jtag.
EFUSE FLASH TPUW	4	N	18	Configure flash startup delay after SoC being powered up (the unit is ms/2). When
		1 4	10	the value is 15, delay will be 7.5 ms.
EFUSE_DIS_DOWNLOAD_MODE	1	N	18	Disable all download boot modes.
EFUSE_DIS_LEGACY_SPI_BOOT	1	Ν	18	Disable Legacy SPI boot mode.
EFUSE_UART_PRINT_CHANNEL	1	Ν	18	Select UART channel for printing boot information. 0: UART0; 1: UART1.
EFUSE_FLASH_ECC_MODE	1	Ν	18	Set ECC mode for SPI flash. 0: 16-to-18-byte mode; 1: 16-to-17-byte mode.
EFUSE_DIS_USB_DOWNLOAD_ MODE	1	N	18	Disable the USB OTG download feature in UART download boot mode.
EFUSE_ENABLE_SECURITY_ DOWNLOAD	1	N	18	Enable UART secure download mode (read/write flash only).

12

eFuse Controller

Parameters	Bit Width	Hardware Use	Write-Protect Bits in EFUSE_WR_DIS	Description
EFUSE_UART_PRINT_CONTROL	2	N	18	Set UART boot message output mode. 2'b00: Force print; 2'b01: Low-level print, controlled by GPIO46; 2'b10: High-level print, controlled by GPIO46; 2'b11: Print force disabled.
EFUSE_PIN_POWER_SELECTION	1	N	18	Select power for GPIO33 ~ GPIO37. 0: VDD3P3_CPU; 1: VDD_SPI.
EFUSE_FLASH_TYPE	1	N	18	Flash type. 0: 4 data lines; 1: 8 data lines.
EFUSE_FLASH_PAGE_SIZE	2	N	18	Set the page size of flash.
EFUSE_FLASH_ECC_EN	1	N	18	Enable ECC function in Flash boot mode.
EFUSE_FORCE_SEND_RESUME	1	N	18	Force ROM code to send an SPI flash resume command during SPI boot.
EFUSE_SECURE_VERSION	16	N	18	Secure version (used by ESP-IDF anti-rollback feature).
EFUSE_ERR_RST_ENABLE	1	N	19	1: Use BLOCK0 to check error record registers; 0: disable error register check.

eFuse Controller

Table 2-2. Secure Key Purpose Values

Key Purpose Values	Purposes
0	For users (software-only)
1	Reserved
2	XTS_AES_256_KEY_1 (flash/SRAM encryption and decryption)
3	XTS_AES_256_KEY_2 (flash/SRAM encryption and decryption)
4	XTS_AES_128_KEY (flash/SRAM encryption and decryption)
5	HMAC Downstream mode
6	JTAG in HMAC Downstream mode
7	Digital Signature peripheral in HMAC Downstream mode
8	HMAC Upstream mode
9	SECURE_BOOT_DIGEST0 (secure boot key digest)
10	SECURE_BOOT_DIGEST1 (secure boot key digest)
11	SECURE_BOOT_DIGEST2 (secure boot key digest)

Table 2-3 provides the details of parameters in BLOCK1 ~ BLOCK10.

Table 2-3. Parameters in BLOCK1 to BLOCK10

BLOCK	Parameters	Bit Width	Hardware Use	Write-Protect Bits in EFUSE_WR_DIS	Software Read-Protect Bits in EFUSE_RD_DIS	Description
BLOCK1	EFUSE_MAC	48	N	20	N/A	MAC address
	EFUSE_SPI_PAD_	[0:5]	Ν	20	N/A	CLK
	CONFIGURE	[6:11]	Ν	20	N/A	Q (D1)
		[12:17]	N	20	N/A	D (D0)
		[18:23]	Ν	20	N/A	CS
		[24:29]	N	20	N/A	HD (D3)
		[30:35]	Ν	20	N/A	WP (D2)
		[36:41]	Ν	20	N/A	DQS
		[42:47]	Ν	20	N/A	D4
		[48:53]	Ν	20	N/A	D5
		[54:59]	Ν	20	N/A	D6
		[60:65]	Ν	20	N/A	D7
	EFUSE_WAFER_VERSION	[0:2]	Ν	20	N/A	System data
	EFUSE_PKG_VERSION	[0:2]	Ν	20	N/A	System data
	EFUSE_SYS_DATA_PART0	72	Ν	20	N/A	System data
BLOCK2	EFUSE_OPTIONAL_UNIQUE_ID	128	Ν	20	N/A	System data
	EFUSE_SYS_DATA_PART1	128	N	21	N/A	System data
BLOCK2	EFUSE_SYS_DATA_PART1	256	Ν	21	N/A	System data
BLOCK3	EFUSE_USR_DATA	256	Ν	22	N/A	User data
BLOCK4	EFUSE_KEY0_DATA	256	Υ	23	0	KEY0 or user data

BLOCK	Parameters	Bit Width	Hardware Use	Write-Protect Bits in EFUSE_WR_DIS	Software Read-Protect Bits in EFUSE_RD_DIS	Description
BLOCK5	EFUSE_KEY1_DATA	256	Υ	24	1	KEY1 or user data
BLOCK6	EFUSE_KEY2_DATA	256	Υ	25	2	KEY2 or user data
BLOCK7	EFUSE_KEY3_DATA	256	Υ	26	3	KEY3 or user data
BLOCK8	EFUSE_KEY4_DATA	256	Υ	27	4	KEY4 or user data
BLOCK9	EFUSE_KEY5_DATA	256	Υ	28	5	KEY5 or user data
BLOCK10	EFUSE_SYS_DATA_PART2	256	N	29	6	System data

Among these blocks, BLOCK4 ~ 9 store KEY0 ~ 5, respectively. Up to six 256-bit keys can be written into eFuse. Whenever a key is written, its purpose value should also be written (see table 2-2). For example, when a key for the JTAG function in HMAC Downstream mode is written to KEY3 (i.e., BLOCK7), its key purpose value 6 should also be written to EFUSE\_KEY\_PURPOSE\_3.

BLOCK1 ~ BLOCK10 use the RS coding scheme, so there are some restrictions on writing to these parameters. For more detailed information, please refer to Section 2.3.1.3 and 2.3.2.

#### 2.3.1.1 EFUSE\_WR\_DIS

Parameter EFUSE\_WR\_DIS determines whether individual eFuse parameters are write-protected. After EFUSE\_WR\_DIS has been programmed, execute an eFuse read operation to let the new values take effect (see Section 2.3.3).

Column "Write-Protect Bits in EFUSE\_WR\_DIS" in Table 2-1 and Table 2-3 list the specific bits in EFUSE\_WR\_DIS that disable writing.

When the write-protect bit of a parameter is set to 0, it means that this parameter is not write-protected and can be programmed.

Setting the write-protect bit of a parameter to 1 enables write-protection for it and none of its bits can be modified afterwards. Non-programmed bits always remain 0 while programmed bits always remain 1.

# 2.3.1.2 EFUSE RD DIS

Only parameters in BLOCK4 ~ BLOCK10 may be read-protected against software reads, as shown in column "Software Read-Protect Bits in EFUSE\_RD\_DIS" of Table 2-3. After EFUSE\_RD\_DIS has been programmed, execute an eFuse read operation to let the new values take effect (see Section 2.3.3).

If a bit in EFUSE\_RD\_DIS is 0, it means that its parameters are not read-protected against software; if a bit in EFUSE RD DIS is 1, it means that its parameters are read-protected against software and software can not access them by any ways.

Other parameters that are not in BLOCK4 ~ BLOCK10 can always be read by software.

However, even if BLOCK4 ~ BLOCK10 are set to be read-protected then they can still be read by encryption and decryption hardware modules, such as HMAC, if the EFUSE\_KEY\_PURPOSE\_n bit is set accordingly.

### 2.3.1.3 Data Storage

According to the different types of eFuse bits, eFuse controller use two hardware encoding schemes to protect eFuse bits from corruption.

All BLOCK0 parameters except for EFUSE\_WR\_DIS are stored with four backups, meaning each bit is stored four times. This scheme is transparent to the user. This encoding scheme is invisible for software.

BLOCK1 ~ BLOCK10 store key data and some parameters and use RS (44, 32) coding scheme that supports up to 6 bytes of automatic error correction. The primitive polynomial of RS (44, 32) is  $p(x) = x^8 + x^4 + x^3 + x^2 + 1$ .




Figure 2-1. Shift Register Circuit (output of first 32 bytes)




Figure 2-2. Shift Register Circuit (output of last 12 bytes)

The shift register circuit shown in Figure 2-1 and 2-2 processes 32 data bytes using RS (44, 32). This coding scheme encodes 32 bytes of data into 44 bytes:

- Bytes [0:31] are the data bytes itself
- Bytes [32:43] are the encoded parity bytes stored in 8-bit flip-flops DFF1, DFF2, ..., DFF12 (gf\_mul\_n, where n is an integer, is the result of multiplying a byte of data ...)

After that, the hardware burns into eFuse the 44-byte codeword consisting of the data bytes followed by the parity bytes.

When the eFuse block is read back, the eFuse controller automatically decodes the codeword and applies error

correction if needed.

Because the RS check codes are generated on the entire 256-bit eFuse block, each block can only be written once.

# 2.3.2 Software Programming of Parameters

The eFuse controller can only program eFuse parameters of one block at a time. BLOCK0 ~ BLOCK10 share the same address range to store the parameters to be programmed. Configure parameter EFUSE\_BLK\_NUM to indicate which block should be programmed.

Before programming, make sure the eFuse programming voltage VDDQ is configured correctly as described in Section 2.3.4.

### Programming BLOCK0

When EFUSE\_BLK\_NUM is set to 0, BLOCK0 will be programmed. Register EFUSE\_PGM\_DATA0\_REG stores EFUSE\_WR\_DIS. Registers EFUSE\_PGM\_DATA1\_REG ~ EFUSE\_PGM\_DATA5\_REG store the information of parameters to be programmed. Note that 25 bits can only be used by hardware and must always be set to 0. The specific bits are:

- EFUSE\_PGM\_DATA1\_REG[27:31]
- EFUSE\_PGM\_DATA1\_REG[21:24]
- EFUSE\_PGM\_DATA2\_REG[7:15]
- EFUSE\_PGM\_DATA2\_REG[0:3]
- EFUSE\_PGM\_DATA3\_REG[26:27]
- EFUSE\_PGM\_DATA4\_REG[30]

Data in registers EFUSE\_PGM\_DATA6\_REG ~ EFUSE\_PGM\_DATA7\_REG and EFUSE\_PGM\_CHECK\_VALUE0\_REG ~ EFUSE\_PGM\_CHECK\_VALUE2\_REG are ignored when programming BLOCK0.

#### Programming BLOCK1

When EFUSE\_BLK\_NUM is set to 1, registers EFUSE\_PGM\_DATA0\_REG ~ EFUSE\_PGM\_DATA5\_REG store the BLOCK1 parameters to be programmed. Registers EFUSE\_PGM\_CHECK\_VALUE0\_REG ~ EFUSE\_PGM\_DATA2\_REG store the corresponding RS check codes. Data in registers EFUSE\_PGM\_DATA6\_REG ~ EFUSE\_PGM\_DATA7\_REG is ignored when programming BLOCK1, and the RS check codes will be calculated with these bits all treated as 0.

# Programming BLOCK2 ~ 10

When EFUSE\_BLK\_NUM is set to 2 ~ 10, registers EFUSE\_PGM\_DATA0\_REG ~ EFUSE\_PGM\_DATA7\_REG store the parameters to be programmed to this block. Registers EFUSE\_PGM\_CHECK\_VALUE0\_REG ~ EFUSE\_PGM\_CHECK\_VALUE2\_REG store the corresponding RS check codes.

#### **Programming process**

The process of programming parameters is as follows:

1. Write the block number to EFUSE\_BLK\_NUM to determine the block to be programmed.

- 2. Write parameters to be programmed to registers EFUSE\_PGM\_DATA0\_REG ~ EFUSE\_PGM\_DATA7\_REG and the corresponding checksum values to EFUSE\_PGM\_CHECK\_VALUE0\_REG ~ EFUSE\_PGM\_CHECK\_VALUE2\_REG.
- 3. Configure the field EFUSE\_OP\_CODE of register EFUSE\_CONF\_REG to 0x5A5A.
- 4. Configure the field EFUSE PGM CMD of register EFUSE CMD REG to 1.
- 5. Poll register EFUSE\_CMD\_REG until software reads 0x0, or wait for a PGM\_DONE interrupt. For more information on how to identify a PGM\_DONE interrupt, please see the end of Section 2.3.3.
- 6. In order to avoid programming content leakage, please clear the parameters in EFUSE\_PGM\_DATA0\_REG ~ EFUSE\_PGM\_DATA7\_REG and EFUSE\_PGM\_CHECK\_VALUE0\_REG ~ EFUSE\_PGM\_CHECK\_VALUE2\_REG.
- 7. Trigger an eFuse read operation (see Section 2.3.3) to update eFuse registers with the new values.
- 8. Check error record registers. If the values read in error record registers are not 0, the programming process should be performed again following above steps 1 ~ 7. Please check the following error record registers for different eFuse blocks:
  - BLOCKO: EFUSE\_RD\_REPEAT\_ERRO\_REG ~ EFUSE\_RD\_REPEAT\_ERR4\_REG
  - BLOCK1: EFUSE\_RD\_RS\_ERR0\_REG[2:0], EFUSE\_RD\_RS\_ERR0\_REG[7]
  - BLOCK2: EFUSE\_RD\_RS\_ERR0\_REG[6:4], EFUSE\_RD\_RS\_ERR0\_REG[11]
  - BLOCK3: EFUSE\_RD\_RS\_ERR0\_REG[10:8], EFUSE\_RD\_RS\_ERR0\_REG[15]
  - BLOCK4: EFUSE\_RD\_RS\_ERRO\_REG[14:12], EFUSE\_RD\_RS\_ERRO\_REG[19]
  - BLOCK5: EFUSE\_RD\_RS\_ERRO\_REG[18:16], EFUSE\_RD\_RS\_ERRO\_REG[23]
  - BLOCK6: EFUSE\_RD\_RS\_ERRO\_REG[22:20], EFUSE\_RD\_RS\_ERRO\_REG[27]
  - BLOCK7: EFUSE\_RD\_RS\_ERRO\_REG[26:24], EFUSE\_RD\_RS\_ERRO\_REG[31]
  - BLOCK8: EFUSE\_RD\_RS\_ERR0\_REG[30:28], EFUSE\_RD\_RS\_ERR1\_REG[3]
  - BLOCK9: EFUSE\_RD\_RS\_ERR1\_REG[2:0], EFUSE\_RD\_RS\_ERR1\_REG[2:0][7]
  - BLOCK10: EFUSE\_RD\_RS\_ERR1\_REG[2:0][6:4]

# Limitations

In BLOCKO, each bit can be programmed separately. However, we recommend to minimize programming cycles and program all the bits of a parameter in one programming action. In addition, after all parameters controlled by a certain bit of EFUSE\_WR\_DIS are programmed, that bit should be immediately programmed. The programming of parameters controlled by a certain bit of EFUSE\_WR\_DIS, and the programming of the bit itself can even be completed at the same time. Repeated programming of already programmed bits is strictly forbidden, otherwise, programming errors will occur.

BLOCK1 cannot be programmed by users as it has been programmed at manufacturing.

BLOCK2 ~ 10 can only be programmed once. Repeated programming is not allowed.

#### 2.3.3 **Software Reading of Parameters**

Software cannot read eFuse bits directly. The eFuse Controller hardware reads all eFuse bits and stores the results to their corresponding registers in its memory space. Then, software can read eFuse bits by reading the registers that start with EFUSE\_RD\_. Details are provided in Table 2-4.

Table 2-4. Registers Information

BLOCK	Read Registers	Registers When Programming This Block	
0	EFUSE_RD_WR_DIS_REG	EFUSE_PGM_DATA0_REG	
0	EFUSE_RD_REPEAT_DATA0 ~ 4_REG	EFUSE_PGM_DATA1 ~ 5_REG	
1	EFUSE_RD_MAC_SPI_SYS_0 ~ 5_REG	EFUSE_PGM_DATA0 ~ 5_REG	
2	EFUSE_RD_SYS_PART1_0 ~ 7_REG	EFUSE_PGM_DATA0 ~ 7_REG	
3	EFUSE_RD_USR_DATA0 ~ 7_REG	EFUSE_PGM_DATA0 ~ 7_REG	
4 ~ 9	EFUSE_RD_KEY $n$ _DATA0 ~ 7_REG ( $n$ : 0 ~ 5)	EFUSE_PGM_DATA0 ~ 7_REG	
10	EFUSE_RD_SYS_PART2_0 ~ 7_REG	EFUSE_PGM_DATA0 ~ 7_REG	

#### Updating eFuse read registers

The eFuse Controller reads internal eFuses to update corresponding registers. This read operation happens on system reset and can also be triggered manually by software as needed (e.g., if new eFuse values have been programmed). The process of triggering a read operation by software is as follows:

- 1. Configure the field EFUSE OP CODE in register EFUSE CONF REG to 0x5AA5.
- 2. Configure the field EFUSE\_READ\_CMD in register EFUSE\_CMD\_REG to 1.
- 3. Poll register EFUSE\_CMD\_REG until software reads 0x0, or wait for a READ\_DONE interrupt. Information on how to identify a READ\_DONE interrupt is provided below in this section.
- 4. Software reads the values of each parameter from memory.

The eFuse read registers will hold all values until the next read operation.

#### Error detection

Error record registers allow software to detect if there are any inconsistencies in the stored backup eFuse

Registers EFUSE\_RD\_REPEAT\_ERRO ~ 3\_REG indicate if there are any errors of programmed parameters (except for EFUSE WR DIS) in BLOCKO (value 1 indicates an error is detected, and the bit becomes invalid; value 0 indicates no error).

Registers EFUSE\_RD\_RS\_ERR0 ~ 1\_REG store the number of corrected bytes as well as the result of RS decoding during eFuse reading BLOCK1 ~ BLOCK10.

The values of above registers will be updated every time after the eFuse read registers have been updated.

## Identifying the completion of a program/read operation

The methods to identify the completion of a program/read operation are described below. Please note that bit 1 corresponds to a program operation, and bit 0 corresponds to a read operation.

· Method one:

1. Poll bit 1/0 in register EFUSE INT RAW REG until it becomes 1, which represents the completion of a program/read operation.

## • Method two:

- 1. Set bit 1/0 in register EFUSE\_INT\_ENA\_REG to 1 to enable the eFuse Controller to post a PGM DONE or READ DONE interrupt.
- 2. Configure the Interrupt Matrix to enable the CPU to respond to eFuse interrupt signals, see Chapter 6 Interrupt Matrix (INTERRUPT).
- 3. Wait for the PGM/READ DONE interrupt.
- 4. Set bit 1/0 in register EFUSE\_INT\_CLR\_REG to 1 to clear the PGM/READ\_DONE interrupt.

#### Note

When eFuse controller updating its registers, it will use EFUSE PGM DATA? REG (n=0 1 ...,7) again to store data. So please do not write important data into these registers before this updating process initiated. During the chip boot process, eFuse controller will update eFuse data into registers which can be accessed by software automatically. You can get programmed eFuse data by reading corresponding registers. Thus, it is no need to update eFuse read registers in such case.

# 2.3.4 eFuse VDDQ Timing

The eFuse Controller operates with 20 MHz, one cycle is 50 ns, and its programming voltage VDDQ should be configured as follows:

- EFUSE\_DAC\_NUM (store the rising period of VDDQ): The default value of VDDQ is 2.5 V and the voltage increases by 0.01 V in each clock cycle. Thus, the default value of this parameter is 255;
- EFUSE\_DAC\_CLK\_DIV (the clock divisor of VDDQ): The clock period to program VDDQ should be larger than 1  $\mu$ s;
- EFUSE\_PWR\_ON\_NUM (the power-up time for VDDQ): The programming voltage should be stabilized after this time, which means the value of this parameter should be configured to exceed the value of EFUSE\_DAC\_CLK\_DIV multiply by EFUSE\_DAC\_NUM;
- EFUSE\_PWR\_OFF\_NUM (the power-out time for VDDQ): The value of this parameter should be larger than 10  $\mu$ s.

Table 2-5. Configuration of Default VDDQ Timing Parameters

EFUSE_DAC_NUM	EFUSE_DAC_CLK_DIV	EFUSE_PWR_ON_NUM	EFUSE_PWR_OFF_NUM
0xFF	0x28	0x3000	0x190

# The Use of Parameters by Hardware Modules

Some hardware modules are directly connected to the eFuse peripheral in order to use the parameters listed in Table 2-1 and Table 2-3, specifically those marked with "Y" in columns "Hardware Use". Software cannot intervene in this process.

# 2.3.6 Interrupts

- PGM\_DONE interrupt: Triggered when eFuse programming has finished. Set EFUSE\_PGM\_DONE\_INT\_ENA to enable this interrupt;
- READ\_DONE interrupt: Triggered when eFuse reading has finished. Set EFUSE\_READ\_DONE\_INT\_ENA to enable this interrupt.



#### **Register Summary** 2.4

The addresses in this section are relative to eFuse Controller base address provided in Table 1-4 in Chapter 1 System and Memory.

07

Name	Description	Address	Access
PGM Data Register			
EFUSE_PGM_DATA0_REG	Register 0 that stores data to be programmed	0x0000	R/W
EFUSE_PGM_DATA1_REG	Register 1 that stores data to be programmed	0x0004	R/W
EFUSE_PGM_DATA2_REG	Register 2 that stores data to be programmed	0x0008	R/W
EFUSE_PGM_DATA3_REG	Register 3 that stores data to be programmed	0x000C	R/W
EFUSE_PGM_DATA4_REG	Register 4 that stores data to be programmed	0x0010	R/W
EFUSE_PGM_DATA5_REG	Register 5 that stores data to be programmed	0x0014	R/W
EFUSE_PGM_DATA6_REG	Register 6 that stores data to be programmed	0x0018	R/W
EFUSE_PGM_DATA7_REG	Register 7 that stores data to be programmed	0x001C	R/W
EFUSE_PGM_CHECK_VALUE0_REG	Register 0 that stores the RS code to be programmed	0x0020	R/W
EFUSE_PGM_CHECK_VALUE1_REG	Register 1 that stores the RS code to be programmed	0x0024	R/W
EFUSE_PGM_CHECK_VALUE2_REG	Register 2 that stores the RS code to be programmed	0x0028	R/W
Read Data Register			
EFUSE_RD_WR_DIS_REG	BLOCK0 data register 0	0x002C	RO
EFUSE_RD_REPEAT_DATA0_REG	BLOCK0 data register 1	0x0030	RO
EFUSE_RD_REPEAT_DATA1_REG	BLOCK0 data register 2	0x0034	RO
EFUSE_RD_REPEAT_DATA2_REG	BLOCK0 data register 3	0x0038	RO
EFUSE_RD_REPEAT_DATA3_REG	BLOCK0 data register 4	0x003C	RO
EFUSE_RD_REPEAT_DATA4_REG	BLOCK0 data register 5	0x0040	RO
EFUSE_RD_MAC_SPI_SYS_0_REG	BLOCK1 data register 0	0x0044	RO
EFUSE_RD_MAC_SPI_SYS_1_REG	BLOCK1 data register 1	0x0048	RO
EFUSE_RD_MAC_SPI_SYS_2_REG	BLOCK1 data register 2	0x004C	RO
EFUSE_RD_MAC_SPI_SYS_3_REG	BLOCK1 data register 3	0x0050	RO
EFUSE_RD_MAC_SPI_SYS_4_REG	BLOCK1 data register 4	0x0054	RO
EFUSE_RD_MAC_SPI_SYS_5_REG	BLOCK1 data register 5	0x0058	RO
EFUSE_RD_SYS_PART1_DATA0_REG	Register 0 of BLOCK2 (system)	0x005C	RO
EFUSE_RD_SYS_PART1_DATA1_REG	Register 1 of BLOCK2 (system)	0x0060	RO
EFUSE_RD_SYS_PART1_DATA2_REG	Register 2 of BLOCK2 (system)	0x0064	RO
EFUSE_RD_SYS_PART1_DATA3_REG	Register 3 of BLOCK2 (system)	0x0068	RO
EFUSE_RD_SYS_PART1_DATA4_REG	Register 4 of BLOCK2 (system)	0x006C	RO
EFUSE_RD_SYS_PART1_DATA5_REG	Register 5 of BLOCK2 (system)	0x0070	RO
EFUSE_RD_SYS_PART1_DATA6_REG	Register 6 of BLOCK2 (system)	0x0074	RO
EFUSE_RD_SYS_PART1_DATA7_REG	Register 7 of BLOCK2 (system)	0x0078	RO
EFUSE_RD_USR_DATA0_REG	Register 0 of BLOCK3 (user)	0x007C	RO
EFUSE_RD_USR_DATA1_REG	Register 1 of BLOCK3 (user)	0x0080	RO

Name	Description	Address	Access
EFUSE_RD_USR_DATA2_REG	Register 2 of BLOCK3 (user)	0x0084	RO
EFUSE_RD_USR_DATA3_REG	Register 3 of BLOCK3 (user)	0x0088	RO
EFUSE_RD_USR_DATA4_REG	Register 4 of BLOCK3 (user)	0x008C	RO
EFUSE_RD_USR_DATA5_REG	Register 5 of BLOCK3 (user)	0x0090	RO
EFUSE_RD_USR_DATA6_REG	Register 6 of BLOCK3 (user)	0x0094	RO
EFUSE_RD_USR_DATA7_REG	Register 7 of BLOCK3 (user)	0x0098	RO
EFUSE_RD_KEY0_DATA0_REG	Register 0 of BLOCK4 (KEY0)	0x009C	RO
EFUSE_RD_KEY0_DATA1_REG	Register 1 of BLOCK4 (KEY0)	0x00A0	RO
EFUSE_RD_KEY0_DATA2_REG	Register 2 of BLOCK4 (KEY0)	0x00A4	RO
EFUSE_RD_KEY0_DATA3_REG	Register 3 of BLOCK4 (KEY0)	0x00A8	RO
EFUSE_RD_KEY0_DATA4_REG	Register 4 of BLOCK4 (KEY0)	0x00AC	RO
EFUSE_RD_KEY0_DATA5_REG	Register 5 of BLOCK4 (KEY0)	0x00B0	RO
EFUSE_RD_KEY0_DATA6_REG	Register 6 of BLOCK4 (KEY0)	0x00B4	RO
EFUSE_RD_KEY0_DATA7_REG	Register 7 of BLOCK4 (KEY0)	0x00B8	RO
EFUSE_RD_KEY1_DATA0_REG	Register 0 of BLOCK5 (KEY1)	0x00BC	RO
EFUSE_RD_KEY1_DATA1_REG	Register 1 of BLOCK5 (KEY1)	0x00C0	RO
EFUSE_RD_KEY1_DATA2_REG	Register 2 of BLOCK5 (KEY1)	0x00C4	RO
EFUSE_RD_KEY1_DATA3_REG	Register 3 of BLOCK5 (KEY1)	0x00C8	RO
EFUSE_RD_KEY1_DATA4_REG	Register 4 of BLOCK5 (KEY1)	0x00CC	RO
EFUSE_RD_KEY1_DATA5_REG	Register 5 of BLOCK5 (KEY1)	0x00D0	RO
EFUSE_RD_KEY1_DATA6_REG	Register 6 of BLOCK5 (KEY1)	0x00D4	RO
EFUSE_RD_KEY1_DATA7_REG	Register 7 of BLOCK5 (KEY1)	0x00D8	RO
EFUSE_RD_KEY2_DATA0_REG	Register 0 of BLOCK6 (KEY2)	0x00DC	RO
EFUSE_RD_KEY2_DATA1_REG	Register 1 of BLOCK6 (KEY2)	0x00E0	RO
EFUSE_RD_KEY2_DATA2_REG	Register 2 of BLOCK6 (KEY2)	0x00E4	RO
EFUSE_RD_KEY2_DATA3_REG	Register 3 of BLOCK6 (KEY2)	0x00E8	RO
EFUSE_RD_KEY2_DATA4_REG	Register 4 of BLOCK6 (KEY2)	0x00EC	RO
EFUSE_RD_KEY2_DATA5_REG	Register 5 of BLOCK6 (KEY2)	0x00F0	RO
EFUSE_RD_KEY2_DATA6_REG	Register 6 of BLOCK6 (KEY2)	0x00F4	RO
EFUSE_RD_KEY2_DATA7_REG	Register 7 of BLOCK6 (KEY2)	0x00F8	RO
EFUSE_RD_KEY3_DATA0_REG	Register 0 of BLOCK7 (KEY3)	0x00FC	RO
EFUSE_RD_KEY3_DATA1_REG	Register 1 of BLOCK7 (KEY3)	0x0100	RO
EFUSE_RD_KEY3_DATA2_REG	Register 2 of BLOCK7 (KEY3)	0x0104	RO
EFUSE_RD_KEY3_DATA3_REG	Register 3 of BLOCK7 (KEY3)	0x0108	RO
EFUSE_RD_KEY3_DATA4_REG	Register 4 of BLOCK7 (KEY3)	0x010C	RO
EFUSE_RD_KEY3_DATA5_REG	Register 5 of BLOCK7 (KEY3)	0x0110	RO
EFUSE_RD_KEY3_DATA6_REG	Register 6 of BLOCK7 (KEY3)	0x0114	RO
EFUSE_RD_KEY3_DATA7_REG	Register 7 of BLOCK7 (KEY3)	0x0118	RO
EFUSE_RD_KEY4_DATA0_REG	Register 0 of BLOCK8 (KEY4)	0x011C	RO
EFUSE_RD_KEY4_DATA1_REG	Register 1 of BLOCK8 (KEY4)	0x0120	RO
EFUSE_RD_KEY4_DATA2_REG	Register 2 of BLOCK8 (KEY4)	0x0124	RO
EFUSE_RD_KEY4_DATA3_REG	Register 3 of BLOCK8 (KEY4)	0x0128	RO
EFUSE_RD_KEY4_DATA4_REG	Register 4 of BLOCK8 (KEY4)	0x012C	RO

Name	Description	Address	Access
EFUSE_RD_KEY4_DATA5_REG	Register 5 of BLOCK8 (KEY4)	0x0130	RO
EFUSE_RD_KEY4_DATA6_REG	Register 6 of BLOCK8 (KEY4)	0x0134	RO
EFUSE_RD_KEY4_DATA7_REG	Register 7 of BLOCK8 (KEY4)	0x0138	RO
EFUSE_RD_KEY5_DATA0_REG	Register 0 of BLOCK9 (KEY5)	0x013C	RO
EFUSE_RD_KEY5_DATA1_REG	Register 1 of BLOCK9 (KEY5)	0x0140	RO
EFUSE_RD_KEY5_DATA2_REG	Register 2 of BLOCK9 (KEY5)	0x0144	RO
EFUSE_RD_KEY5_DATA3_REG	Register 3 of BLOCK9 (KEY5)	0x0148	RO
EFUSE_RD_KEY5_DATA4_REG	Register 4 of BLOCK9 (KEY5)	0x014C	RO
EFUSE_RD_KEY5_DATA5_REG	Register 5 of BLOCK9 (KEY5)	0x0150	RO
EFUSE_RD_KEY5_DATA6_REG	Register 6 of BLOCK9 (KEY5)	0x0154	RO
EFUSE_RD_KEY5_DATA7_REG	Register 7 of BLOCK9 (KEY5)	0x0158	RO
EFUSE_RD_SYS_PART2_DATA0_REG	Register 0 of BLOCK10 (system)	0x015C	RO
EFUSE_RD_SYS_PART2_DATA1_REG	Register 1 of BLOCK10 (system)	0x0160	RO
EFUSE_RD_SYS_PART2_DATA2_REG	Register 2 of BLOCK10 (system)	0x0164	RO
EFUSE_RD_SYS_PART2_DATA3_REG	Register 3 of BLOCK10 (system)	0x0168	RO
EFUSE_RD_SYS_PART2_DATA4_REG	Register 4 of BLOCK10 (system)	0x016C	RO
EFUSE_RD_SYS_PART2_DATA5_REG	Register 5 of BLOCK10 (system)	0x0170	RO
EFUSE_RD_SYS_PART2_DATA6_REG	Register 6 of BLOCK10 (system)	0x0174	RO
EFUSE_RD_SYS_PART2_DATA7_REG	Register 7 of BLOCK10 (system)	0x0178	RO
Report Register		l	
EFUSE_RD_REPEAT_ERRO_REG	Programming error record register 0 of BLOCK0	0x017C	RO
EFUSE_RD_REPEAT_ERR1_REG	Programming error record register 1 of BLOCKO	0x0180	RO
EFUSE_RD_REPEAT_ERR2_REG	Programming error record register 2 of BLOCKO	0x0184	RO
EFUSE_RD_REPEAT_ERR3_REG	Programming error record register 3 of BLOCK0	0x0188	RO
EFUSE_RD_REPEAT_ERR4_REG	Programming error record register 4 of BLOCKO	0x0190	RO
FUSE_RD_RS_ERR0_REG Programming error record register 0 of BLOCK1		0x01C0	RO
	~ 10		
EFUSE_RD_RS_ERR1_REG	Programming error record register 1 of BLOCK1	0x01C4	RO
	~ 10		
Configuration Register		1	
EFUSE_CLK_REG	eFuse clock configuration register	0x01C8	R/W
EFUSE_CONF_REG	eFuse operation mode configuration register	0x01CC	R/W
EFUSE_CMD_REG	eFuse command register	0x01D4	varies
EFUSE_DAC_CONF_REG	Controls the eFuse programming voltage	0x01E8	R/W
EFUSE_RD_TIM_CONF_REG	Configures read timing parameters	0x01EC	R/W
EFUSE_WR_TIM_CONF1_REG	Configuration register 1 of eFuse programming	0x01F4	R/W
	timing parameters		
EFUSE_WR_TIM_CONF2_REG	Configuration register 2 of eFuse programming	0x01F8	R/W
	timing parameters		
Status Register			
EFUSE_STATUS_REG	eFuse status register	0x01D0	RO
Interrupt Register			
EFUSE_INT_RAW_REG	eFuse raw interrupt register	0x01D8	R/WC/S


Name	Description	Address	Access
EFUSE_INT_ST_REG	eFuse interrupt status register	0x01DC	RO
EFUSE_INT_ENA_REG	eFuse interrupt enable register	0x01E0	R/W
EFUSE_INT_CLR_REG	eFuse interrupt clear register	0x01E4	WO
Version Register			
EFUSE_DATE_REG	Version control register	0x01FC	R/W



#### Registers 2.5


The addresses in this section are relative to eFuse Controller base address provided in Table 1-4 in Chapter 1 System and Memory.

Register 2.1. EFUSE\_PGM\_DATA0\_REG (0x0000)



EFUSE\_PGM\_DATA\_0 The content of the 0th 32-bit data to be programmed. (R/W)

Register 2.2. EFUSE\_PGM\_DATA1\_REG (0x0004)




EFUSE\_PGM\_DATA\_1 The content of the first 32-bit data to be programmed. (R/W)

Register 2.3. EFUSE\_PGM\_DATA2\_REG (0x0008)



EFUSE\_PGM\_DATA\_2 The content of the second 32-bit data to be programmed. (R/W)

Register 2.4. EFUSE\_PGM\_DATA3\_REG (0x000C)



EFUSE\_PGM\_DATA\_3 The content of the 3rd 32-bit data to be programmed. (R/W)

Register 2.5. EFUSE\_PGM\_DATA4\_REG (0x0010)



EFUSE\_PGM\_DATA\_4 The content of the 4th 32-bit data to be programmed. (R/W)

Register 2.6. EFUSE\_PGM\_DATA5\_REG (0x0014)




EFUSE\_PGM\_DATA\_5 The content of the 5th 32-bit data to be programmed. (R/W)

Register 2.7. EFUSE\_PGM\_DATA6\_REG (0x0018)



EFUSE\_PGM\_DATA\_6 The content of the 6th 32-bit data to be programmed. (R/W)

Register 2.8. EFUSE\_PGM\_DATA7\_REG (0x001C)



EFUSE\_PGM\_DATA\_7 The content of the 7th 32-bit data to be programmed. (R/W)

Register 2.9. EFUSE\_PGM\_CHECK\_VALUE0\_REG (0x0020)



EFUSE\_PGM\_RS\_DATA\_0 The content of the 0th 32-bit RS code to be programmed. (R/W)

Register 2.10. EFUSE\_PGM\_CHECK\_VALUE1\_REG (0x0024)



EFUSE\_PGM\_RS\_DATA\_1 The content of the first 32-bit RS code to be programmed. (R/W)

Register 2.11. EFUSE\_PGM\_CHECK\_VALUE2\_REG (0x0028)



EFUSE\_PGM\_RS\_DATA\_2 The content of the second 32-bit RS code to be programmed. (R/W)

Register 2.12. EFUSE\_RD\_WR\_DIS\_REG (0x002C)



EFUSE\_WR\_DIS Disable programming of individual eFuses. (RO)

Register 2.13. EFUSE RD REPEAT DATA0 REG (0x0030)

**EFUSE\_RD\_DIS** This bit be set to disable software reading from BIOCK4 ~ 10. (RO)

EFUSE\_RPT4\_RESERVED3 Reserved (used four backups method). (RO)

EFUSE\_DIS\_ICACHE This bit be set to disable lcache. (RO)

**EFUSE\_DIS\_DCACHE** This bit be set to disable Dcache. (RO)

**EFUSE\_DIS\_DOWNLOAD\_ICACHE** This bit be set to disable lcache in download mode (boot\_mode[3:0] is 0, 1, 2, 3, 6, 7). (RO)

**EFUSE\_DIS\_DOWNLOAD\_DCACHE** This bit be set to disable Dcache in download mode (boot\_mode[3:0] is 0, 1, 2, 3, 6, 7). (RO)

**EFUSE\_DIS\_FORCE\_DOWNLOAD** This bit be set to disable the function that forces chip into download mode. (RO)

EFUSE\_DIS\_USB\_OTG This bit be set to disable USB OTG function. (RO)

EFUSE\_DIS\_TWAI This bit be set to disable TWAI function. (RO)

EFUSE\_DIS\_APP\_CPU This bit be set to disable app cpu. (RO)

**EFUSE\_SOFT\_DIS\_JTAG** These bits be set (odd number of bits set to 1 means disable) to disable JTAG with soft-disable method so that software can re-enable JTAG by HMAC module again. (RO)

**EFUSE\_DIS\_PAD\_JTAG** This bit be set to disable JTAG permanently. (RO)

**EFUSE\_DIS\_DOWNLOAD\_MANUAL\_ENCRYPT** This bit be set to disable flash encryption when in download boot modes. (RO)

**EFUSE\_USB\_EXCHG\_PINS** This bit be set to swap USB D+ and D- pins. (RO)

**EFUSE\_EXT\_PHY\_ENABLE** This bit be set to enable external PHY. (RO)

Register 2.14. EFUSE\_RD\_REPEAT\_DATA1\_REG (0x0034)

EFUSE VDD SPI XPD This bit be set to means SPI regulator power up. (RO)

EFUSE\_VDD\_SPI\_TIEH SPI regulator output is short connected to VDD3P3\_RTC\_IO. (RO)

**EFUSE\_VDD\_SPI\_FORCE** This bit be set to force using the parameters in eFuse to configure VDD\_SPI. (RO)

**EFUSE\_WDT\_DELAY\_SEL** Selects RTC watchdog timeout threshold, in unit of slow clock cycle. 00: 40000, 01: 80000, 10: 160000, 11:320000. (RO)

**EFUSE\_SPI\_BOOT\_CRYPT\_CNT** This bit be set to enable SPI boot encrypt/decrypt. Odd number of 1: enable. even number of 1: disable. (RO)

EFUSE\_SECURE\_BOOT\_KEY\_REVOKE0 This bit be set to revoke first secure boot key. (RO)

EFUSE\_SECURE\_BOOT\_KEY\_REVOKE1 This bit be set to revoke second secure boot key. (RO)

EFUSE\_SECURE\_BOOT\_KEY\_REVOKE2 This bit be set to revoke third secure boot key. (RO)

EFUSE\_KEY\_PURPOSE\_0 Purpose of Key0. (RO)

EFUSE\_KEY\_PURPOSE\_1 Purpose of Key1. (RO)

Register 2.15. EFUSE RD REPEAT DATA2 REG (0x0038)

EFUSE\_KEY\_PURPOSE\_2 Purpose of Key2. (RO)

EFUSE\_KEY\_PURPOSE\_3 Purpose of Key3. (RO)

EFUSE\_KEY\_PURPOSE\_4 Purpose of Key4. (RO)

**EFUSE\_KEY\_PURPOSE\_5** Purpose of Key5. (RO)

EFUSE\_RPT4\_RESERVED0 Reserved (used four backups method). (RO)

EFUSE\_SECURE\_BOOT\_EN This bit be set to enable secure boot. (RO)

**EFUSE\_SECURE\_BOOT\_AGGRESSIVE\_REVOKE** This bit be set to enable aggressive revoke of secure boot keys. (RO)

**EFUSE\_DIS\_USB\_JTAG** This bit be set to disable USB OTG function that can be switched to JTAG interface. (RO)

EFUSE\_DIS\_USB\_SERIAL\_JTAG This bit be set to disable usb\_serial\_jtag function. (RO)

**EFUSE\_STRAP\_JTAG\_SEL** This bit be set to enable selection between usb\_to\_jtag and pad\_to\_jtag through strapping GPIO3 when both reg\_dis\_usb\_jtag and reg\_dis\_pad\_jtag are equal to 0. (RO)

**EFUSE\_USB\_PHY\_SEL** This bit is used to switch internal PHY and external PHY for USB OTG and USB Serial/JTAG. 0: internal PHY is assigned to USB Serial/JTAG while external PHY is assigned to USB OTG. 1: internal PHY is assigned to USB OTG while external PHY is assigned to USB Serial/JTAG. (RO)

EFUSE\_POWER\_GLITCH\_DSENSE Sample delay configuration of power glitch. (RO)

**EFUSE\_FLASH\_TPUW** Configures flash waiting time after power-up, in unit of ms. If the value is less than 15, the waiting time is the configurable value. Otherwise, the waiting time is twice the configurable value. (RO)

30

0 0

# ELISE FOR THE PARTY OF THE PART

13 12 11

0x0


#### Register 2.16. EFUSE RD REPEAT DATA3 REG (0x003C)

**EFUSE\_DIS\_DOWNLOAD\_MODE** This bit be set to disable download mode (boot\_mode[3:0] = 0, 1, 2, 3, 6, 7). (RO)

0x00


- **EFUSE\_DIS\_LEGACY\_SPI\_BOOT** This bit be set to disable Legacy SPI boot mode (boot\_mode[3:0] = 4). (RO)
- **EFUSE\_UART\_PRINT\_CHANNEL** This bit be set to select the default UART print channel. 0: UART0. 1: UART1. (RO)
- **EFUSE\_FLASH\_ECC\_MODE** This bit be set to enable ECC mode in ROM, 0: Enable Flash ECC 16-to-18 byte mode in ROM. 1: Use 16-to-17 byte mode in ROM. (RO)
- **EFUSE\_DIS\_USB\_DOWNLOAD\_MODE** This bit be set to disable UART download mode through USB. (RO)
- **EFUSE\_ENABLE\_SECURITY\_DOWNLOAD** This bit be set to enable secure UART download mode. (RO)
- **EFUSE\_UART\_PRINT\_CONTROL** This bit be set for the default UART boot message output mode. 00: Enabled. 01: Enabled when GPIO46 is low at reset. 10: Enabled when GPIO46 is high at reset. 11:disabled. (RO)
- **EFUSE\_PIN\_POWER\_SELECTION** GPIO33 ~ GPIO37 power supply selection while ROM code is executed. 0: VDD3P3\_CPU. 1: VDD\_SPI. (RO)
- EFUSE\_FLASH\_TYPE Set the maximum data lines of SPI flash. 0: four lines. 1: eight lines. (RO)
- EFUSE\_FLASH\_PAGE\_SIZE Set Flash page size, 0: 256 Byte; 1: 512 Byte; 2: 1 KB; 3: 2 KB. (RO)
- **EFUSE\_FLASH\_ECC\_EN** This bit be set to enable ECC for flash boot. (RO)
- **EFUSE\_FORCE\_SEND\_RESUME** This bit be set to force ROM code to send a resume command during SPI boot. (RO)
- EFUSE\_SECURE\_VERSION Secure version (used by ESP-IDF anti-rollback feature). (RO)
- **EFUSE\_POWERGLITCH\_EN** This bit be set to enable power glitch function. (RO)
- **EFUSE\_ERR\_RST\_ENABLE** 1: use BLOCK0 to check error record registers; 0: disable such check.(RO)

Register 2.17. EFUSE\_RD\_REPEAT\_DATA4\_REG (0x0040)




EFUSE\_RPT4\_RESERVED2 Reserved (used for four backups method). (RO)

Register 2.18. EFUSE\_RD\_MAC\_SPI\_SYS\_0\_REG (0x0044)



EFUSE\_MAC\_0 Stores the low 32 bits of MAC address. (RO)

Register 2.19. EFUSE\_RD\_MAC\_SPI\_SYS\_1\_REG (0x0048)



EFUSE\_MAC\_1 Stores the high 16 bits of MAC address. (RO)


EFUSE\_SPI\_PAD\_CONF\_0 Stores the first part of SPI\_PAD\_CONF. (RO)

Register 2.20. EFUSE\_RD\_MAC\_SPI\_SYS\_2\_REG (0x004C)



EFUSE\_SPI\_PAD\_CONF\_1 Stores the second part of SPI\_PAD\_CONF. (RO)

Register 2.21. EFUSE\_RD\_MAC\_SPI\_SYS\_3\_REG (0x0050)




EFUSE\_SPI\_PAD\_CONF\_2 Stores the second part of SPI\_PAD\_CONF. (RO)

**EFUSE\_WAFER\_VERSION** Stores wafer version information. (RO)

**EFUSE\_PKG\_VERSION** Stores package version information. (RO)


**EFUSE\_SYS\_DATA\_PARTO\_0** Stores the bits 0~7 of the first part of system data. (RO)

Register 2.22. EFUSE\_RD\_MAC\_SPI\_SYS\_4\_REG (0x0054)




EFUSE\_SYS\_DATA\_PARTO\_1 Stores the bits 8~39 of the first part of system data. (RO)

Register 2.23. EFUSE\_RD\_MAC\_SPI\_SYS\_5\_REG (0x0058)




EFUSE\_SYS\_DATA\_PART0\_2 Stores the bits 40~71 of the first part of system data. (RO)

Register 2.24. EFUSE\_RD\_SYS\_PART1\_DATA0\_REG (0x005C)




**EFUSE\_OPTIONAL\_UNIQUE\_ID\_0** Stores the bits 0~31 of the optional unique id information. (RO)

Register 2.25. EFUSE\_RD\_SYS\_PART1\_DATA1\_REG (0x0060)




**EFUSE\_OPTIONAL\_UNIQUE\_ID\_1** Stores the bits 32~63 of the optional unique id information. (RO)

Register 2.26. EFUSE\_RD\_SYS\_PART1\_DATA2\_REG (0x0064)




EFUSE\_OPTIONAL\_UNIQUE\_ID\_2 Stores the bits 64~95 of the optional unique id information. (RO)

Register 2.27. EFUSE\_RD\_SYS\_PART1\_DATA3\_REG (0x0068)




EFUSE\_OPTIONAL\_UNIQUE\_ID\_3 Stores the bits 96~127 of the optional unique id information. (RO)

Register 2.28. EFUSE\_RD\_SYS\_PART1\_DATA4\_REG (0x006C)




EFUSE\_SYS\_DATA\_PART1\_0 Stores the first 32 bits of the second part of system data. (RO)

Register 2.29. EFUSE\_RD\_SYS\_PART1\_DATA5\_REG (0x0070)



EFUSE\_SYS\_DATA\_PART1\_1 Stores the second 32 bits of the seconde part of system data. (RO)

Register 2.30. EFUSE\_RD\_SYS\_PART1\_DATA6\_REG (0x0074)




EFUSE\_SYS\_DATA\_PART1\_2 Stores the third 32 bits of the second part of system data. (RO)

Register 2.31. EFUSE\_RD\_SYS\_PART1\_DATA7\_REG (0x0078)



EFUSE\_SYS\_DATA\_PART1\_3 Stores the fourth 32 bits of the second part of system data. (RO)

Register 2.32. EFUSE\_RD\_USR\_DATA0\_REG (0x007C)



EFUSE\_USR\_DATA1 Stores the bits [32:63] of BLOCK3 (user). (RO)

Register 2.34. EFUSE\_RD\_USR\_DATA2\_REG (0x0084)




EFUSE\_USR\_DATA2 Stores the bits [64:95] of BLOCK3 (user). (RO)

Register 2.35. EFUSE\_RD\_USR\_DATA3\_REG (0x0088)



EFUSE\_USR\_DATA3 Stores the bits [96:127] of BLOCK3 (user). (RO)

Register 2.36. EFUSE\_RD\_USR\_DATA4\_REG (0x008C)



EFUSE\_USR\_DATA5 Stores the bits [160:191] of BLOCK3 (user). (RO)

Register 2.38. EFUSE\_RD\_USR\_DATA6\_REG (0x0094)




EFUSE\_USR\_DATA6 Stores the bits [192:223] of BLOCK3 (user). (RO)

Register 2.39. EFUSE\_RD\_USR\_DATA7\_REG (0x0098)



EFUSE\_USR\_DATA7 Stores the bits [224:255] of BLOCK3 (user). (RO)

Register 2.40. EFUSE\_RD\_KEY0\_DATA0\_REG (0x009C)




EFUSE\_KEY0\_DATA1 Stores the second 32 bits of KEY0. (RO)

Register 2.42. EFUSE\_RD\_KEY0\_DATA2\_REG (0x00A4)




EFUSE\_KEY0\_DATA2 Stores the third 32 bits of KEY0. (RO)

Register 2.43. EFUSE\_RD\_KEY0\_DATA3\_REG (0x00A8)



EFUSE\_KEY0\_DATA3 Stores the fourth 32 bits of KEY0. (RO)

Register 2.44. EFUSE\_RD\_KEY0\_DATA4\_REG (0x00AC)



EFUSE\_KEY0\_DATA5 Stores the sixth 32 bits of KEY0. (RO)

Register 2.46. EFUSE\_RD\_KEY0\_DATA6\_REG (0x00B4)




EFUSE\_KEY0\_DATA6 Stores the seventh 32 bits of KEY0. (RO)

Register 2.47. EFUSE\_RD\_KEY0\_DATA7\_REG (0x00B8)



EFUSE\_KEY0\_DATA7 Stores the eighth 32 bits of KEY0. (RO)

Register 2.48. EFUSE\_RD\_KEY1\_DATA0\_REG (0x00BC)




EFUSE\_KEY1\_DATA1 Stores the second 32 bits of KEY1. (RO)

Register 2.50. EFUSE\_RD\_KEY1\_DATA2\_REG (0x00C4)




EFUSE\_KEY1\_DATA2 Stores the third 32 bits of KEY1. (RO)

Register 2.51. EFUSE\_RD\_KEY1\_DATA3\_REG (0x00C8)



EFUSE\_KEY1\_DATA3 Stores the fourth 32 bits of KEY1. (RO)

Register 2.52. EFUSE\_RD\_KEY1\_DATA4\_REG (0x00CC)




EFUSE\_KEY1\_DATA5 Stores the sixth 32 bits of KEY1. (RO)

Register 2.54. EFUSE\_RD\_KEY1\_DATA6\_REG (0x00D4)




EFUSE\_KEY1\_DATA6 Stores the seventh 32 bits of KEY1. (RO)

Register 2.55. EFUSE\_RD\_KEY1\_DATA7\_REG (0x00D8)



EFUSE\_KEY1\_DATA7 Stores the eighth 32 bits of KEY1. (RO)

Register 2.56. EFUSE\_RD\_KEY2\_DATA0\_REG (0x00DC)




EFUSE\_KEY2\_DATA1 Stores the second 32 bits of KEY2. (RO)

Register 2.58. EFUSE\_RD\_KEY2\_DATA2\_REG (0x00E4)




EFUSE\_KEY2\_DATA2 Stores the third 32 bits of KEY2. (RO)

Register 2.59. EFUSE\_RD\_KEY2\_DATA3\_REG (0x00E8)



EFUSE\_KEY2\_DATA3 Stores the fourth 32 bits of KEY2. (RO)

Register 2.60. EFUSE\_RD\_KEY2\_DATA4\_REG (0x00EC)




EFUSE\_KEY2\_DATA5 Stores the sixth 32 bits of KEY2. (RO)

Register 2.62. EFUSE\_RD\_KEY2\_DATA6\_REG (0x00F4)




EFUSE\_KEY2\_DATA6 Stores the seventh 32 bits of KEY2. (RO)

Register 2.63. EFUSE\_RD\_KEY2\_DATA7\_REG (0x00F8)



EFUSE\_KEY2\_DATA7 Stores the eighth 32 bits of KEY2. (RO)

Register 2.64. EFUSE\_RD\_KEY3\_DATA0\_REG (0x00FC)




EFUSE\_KEY3\_DATA1 Stores the second 32 bits of KEY3. (RO)

Register 2.66. EFUSE\_RD\_KEY3\_DATA2\_REG (0x0104)




EFUSE\_KEY3\_DATA2 Stores the third 32 bits of KEY3. (RO)

Register 2.67. EFUSE\_RD\_KEY3\_DATA3\_REG (0x0108)



EFUSE\_KEY3\_DATA3 Stores the fourth 32 bits of KEY3. (RO)

Register 2.68. EFUSE\_RD\_KEY3\_DATA4\_REG (0x010C)



EFUSE\_KEY3\_DATA5 Stores the sixth 32 bits of KEY3. (RO)

Register 2.70. EFUSE\_RD\_KEY3\_DATA6\_REG (0x0114)




EFUSE\_KEY3\_DATA6 Stores the seventh 32 bits of KEY3. (RO)

Register 2.71. EFUSE\_RD\_KEY3\_DATA7\_REG (0x0118)



EFUSE\_KEY3\_DATA7 Stores the eighth 32 bits of KEY3. (RO)

Register 2.72. EFUSE\_RD\_KEY4\_DATA0\_REG (0x011C)




EFUSE\_KEY4\_DATA1 Stores the second 32 bits of KEY4. (RO)

Register 2.74. EFUSE\_RD\_KEY4\_DATA2\_REG (0x0124)




EFUSE\_KEY4\_DATA2 Stores the third 32 bits of KEY4. (RO)

Register 2.75. EFUSE\_RD\_KEY4\_DATA3\_REG (0x0128)



EFUSE\_KEY4\_DATA3 Stores the fourth 32 bits of KEY4. (RO)

Register 2.76. EFUSE\_RD\_KEY4\_DATA4\_REG (0x012C)




EFUSE\_KEY4\_DATA5 Stores the sixth 32 bits of KEY4. (RO)

Register 2.78. EFUSE\_RD\_KEY4\_DATA6\_REG (0x0134)




EFUSE\_KEY4\_DATA6 Stores the seventh 32 bits of KEY4. (RO)

Register 2.79. EFUSE\_RD\_KEY4\_DATA7\_REG (0x0138)



EFUSE\_KEY4\_DATA7 Stores the eighth 32 bits of KEY4. (RO)

Register 2.80. EFUSE\_RD\_KEY5\_DATA0\_REG (0x013C)




EFUSE\_KEY5\_DATA1 Stores the second 32 bits of KEY5. (RO)

Register 2.82. EFUSE\_RD\_KEY5\_DATA2\_REG (0x0144)




EFUSE\_KEY5\_DATA2 Stores the third 32 bits of KEY5. (RO)

Register 2.83. EFUSE\_RD\_KEY5\_DATA3\_REG (0x0148)



EFUSE\_KEY5\_DATA3 Stores the fourth 32 bits of KEY5. (RO)

Register 2.84. EFUSE\_RD\_KEY5\_DATA4\_REG (0x014C)




EFUSE\_KEY5\_DATA5 Stores the sixth 32 bits of KEY5. (RO)

Register 2.86. EFUSE\_RD\_KEY5\_DATA6\_REG (0x0154)




EFUSE\_KEY5\_DATA6 Stores the seventh 32 bits of KEY5. (RO)

Register 2.87. EFUSE\_RD\_KEY5\_DATA7\_REG (0x0158)




EFUSE\_KEY5\_DATA7 Stores the eighth 32 bits of KEY5. (RO)

Register 2.88. EFUSE\_RD\_SYS\_PART2\_DATA0\_REG (0x015C)



EFUSE\_SYS\_DATA\_PART2\_0 Stores the first 32 bits of the third part of system data. (RO)

Register 2.89. EFUSE\_RD\_SYS\_PART2\_DATA1\_REG (0x0160)




EFUSE\_SYS\_DATA\_PART2\_1 Stores the second 32 bits of the third part of system data. (RO)

Register 2.90. EFUSE\_RD\_SYS\_PART2\_DATA2\_REG (0x0164)




EFUSE\_SYS\_DATA\_PART2\_2 Stores the third 32 bits of the third part of system data. (RO)

Register 2.91. EFUSE\_RD\_SYS\_PART2\_DATA3\_REG (0x0168)



EFUSE\_SYS\_DATA\_PART2\_3 Stores the fourth 32 bits of the third part of system data. (RO)

Register 2.92. EFUSE\_RD\_SYS\_PART2\_DATA4\_REG (0x016C)




EFUSE\_SYS\_DATA\_PART2\_4 Stores the fifth 32 bits of the third part of system data. (RO)

Register 2.93. EFUSE\_RD\_SYS\_PART2\_DATA5\_REG (0x0170)




EFUSE\_SYS\_DATA\_PART2\_5 Stores the sixth 32 bits of the third part of system data. (RO)

Register 2.94. EFUSE\_RD\_SYS\_PART2\_DATA6\_REG (0x0174)




EFUSE\_SYS\_DATA\_PART2\_6 Stores the seventh 32 bits of the third part of system data. (RO)

Register 2.95. EFUSE\_RD\_SYS\_PART2\_DATA7\_REG (0x0178)



EFUSE\_SYS\_DATA\_PART2\_7 Stores the eighth 32 bits of the third part of system data. (RO)




#### Register 2.96. EFUSE RD REPEAT ERRO REG (0x017C)

- **EFUSE\_RD\_DIS\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_DIS\_RTC\_RAM\_BOOT\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_DIS\_ICACHE\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_DIS\_DCACHE\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_DIS\_DOWNLOAD\_ICACHE\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_DIS\_DOWNLOAD\_DCACHE\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_DIS\_FORCE\_DOWNLOAD\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_DIS\_USB\_OTG\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_DIS\_TWAI\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_DIS\_APP\_CPU\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_SOFT\_DIS\_JTAG\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_DIS\_PAD\_JTAG\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- Continued on the next page...

### Register 2.96. EFUSE\_RD\_REPEAT\_ERR0\_REG (0x017C)


Continued from the previous page...

- EFUSE\_DIS\_DOWNLOAD\_MANUAL\_ENCRYPT\_ERR Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- EFUSE\_USB\_EXCHG\_PINS\_ERR Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- EFUSE\_EXT\_PHY\_ENABLE\_ERR Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)



#### Register 2.97. EFUSE RD REPEAT ERR1 REG (0x0180)

- **EFUSE\_VDD\_SPI\_XPD\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_VDD\_SPI\_TIEH\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_VDD\_SPI\_FORCE\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_WDT\_DELAY\_SEL\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_SPI\_BOOT\_CRYPT\_CNT\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_SECURE\_BOOT\_KEY\_REVOKE0\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_SECURE\_BOOT\_KEY\_REVOKE1\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_SECURE\_BOOT\_KEY\_REVOKE2\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_KEY\_PURPOSE\_0\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_KEY\_PURPOSE\_1\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)



#### Register 2.98. EFUSE RD REPEAT ERR2 REG (0x0184)

- **EFUSE\_KEY\_PURPOSE\_2\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_KEY\_PURPOSE\_3\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_KEY\_PURPOSE\_4\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_KEY\_PURPOSE\_5\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_RPT4\_RESERVED0\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_SECURE\_BOOT\_EN\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_SECURE\_BOOT\_AGGRESSIVE\_REVOKE\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_DIS\_USB\_JTAG\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_DIS\_USB\_SERIAL\_JTAG\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_STRAP\_JTAG\_SEL\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_USB\_PHY\_SEL\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_POWER\_GLITCH\_DSENSE\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_FLASH\_TPUW\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)

30

0 0

12

0

# Register 2.99. EFUSE\_RD\_REPEAT\_ERR3\_REG (0x0188)

**EFUSE\_DIS\_DOWNLOAD\_MODE\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)

0x00

- **EFUSE\_DIS\_LEGACY\_SPI\_BOOT\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_UART\_PRINT\_CHANNEL\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_FLASH\_ECC\_MODE\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_DIS\_USB\_DOWNLOAD\_MODE\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_ENABLE\_SECURITY\_DOWNLOAD\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_UART\_PRINT\_CONTROL\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_PIN\_POWER\_SELECTION\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_FLASH\_TYPE\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_FLASH\_PAGE\_SIZE\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_FLASH\_ECC\_EN\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- **EFUSE\_FORCE\_SEND\_RESUME\_ERR** Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)
- Continued on the next page...

## Register 2.99. EFUSE\_RD\_REPEAT\_ERR3\_REG (0x0188)


Continued from the previous page...

EFUSE\_SECURE\_VERSION\_ERR Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)

EFUSE\_POWERGLITCH\_EN\_ERR Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)


EFUSE\_RPT4\_RESERVED1\_ERR Reserved. (RO)

Register 2.100. EFUSE\_RD\_REPEAT\_ERR4\_REG (0x0190)



EFUSE\_RPT4\_RESERVED2\_ERR Any bits in this field set to 1 indicate a programming error to corresponding eFuse bit. (RO)

#### Register 2.101. EFUSE\_RD\_RS\_ERR0\_REG (0x01C0)




- **EFUSE\_MAC\_SPI\_8M\_ERR\_NUM** The value of this field means the number of error bytes during programming Block1. (RO)
- **EFUSE\_SYS\_PART1\_NUM** The value of this field means the number of error bytes during programming Block2. (RO)
- **EFUSE\_MAC\_SPI\_8M\_FAIL** 0: Means no failure and that the data of MAC\_SPI\_8M is reliable 1: Means that programming data of MAC\_SPI\_8M failed and the number of error bytes is over 6. (RO)
- **EFUSE\_USR\_DATA\_ERR\_NUM** The value of this field means the number of error bytes during programming Block3. (RO)
- **EFUSE\_SYS\_PART1\_FAIL** 0: Means no failure and that the data of system part1 is reliable 1: Means that programming data of system part1 failed and the number of error bytes is over 6. (RO)
- **EFUSE\_KEY0\_ERR\_NUM** The value of this field means the number of error bytes during programming Block4. (RO)
- **EFUSE\_USR\_DATA\_FAIL** 0: Means no failure and that the user data is reliable 1: Means that programming user data failed and the number of error bytes is over 6. (RO)
- **EFUSE\_KEY1\_ERR\_NUM** The value of this field means the number of error bytes during programming Block5. (RO)
- **EFUSE\_KEY0\_FAIL** 0: Means no failure and that the data of key0 is reliable 1: Means that programming key0 failed and the number of error bytes is over 6. (RO)
- **EFUSE\_KEY2\_ERR\_NUM** The value of this field means the number of error bytes during programming Block6. (RO)
- **EFUSE\_KEY1\_FAIL** 0: Means no failure and that the data of key1 is reliable 1: Means that programming key1 failed and the number of error bytes is over 6. (RO)
- **EFUSE\_KEY3\_ERR\_NUM** The value of this field means the number of error bytes during programming Block7. (RO)
- Continued on the next page...

#### Register 2.101. EFUSE\_RD\_RS\_ERR0\_REG (0x01C0)

Continued from the previous page...


- **EFUSE\_KEY2\_FAIL** 0: Means no failure and that the data of key2 is reliable 1: Means that programming key2 failed and the number of error bytes is over 6. (RO)
- **EFUSE\_KEY4\_ERR\_NUM** The value of this field means the number of error bytes during programming Block8. (RO)
- **EFUSE\_KEY3\_FAIL** 0: Means no failure and that the data of key3 is reliable 1: Means that programming key3 failed and the number of error bytes is over 6. (RO)

### Register 2.102. EFUSE\_RD\_RS\_ERR1\_REG (0x01C4)



- **EFUSE\_KEY5\_ERR\_NUM** The value of this field means the number of error bytes during programming Block9. (RO)
- **EFUSE\_KEY4\_FAIL** 0: Means no failure and that the data of KEY4 is reliable 1: Means that programming data of KEY4 failed and the number of error bytes is over 6. (RO)
- **EFUSE\_SYS\_PART2\_ERR\_NUM** The value of this field means the number of error bytes during programming Block10. (RO)
- **EFUSE\_KEY5\_FAIL** 0: Means no failure and that the data of KEY5 is reliable 1: Means that programming data of KEY5 failed and the number of error bytes is over 6. (RO)

## Register 2.103. EFUSE\_CLK\_REG (0x01C8)




**EFUSE\_EFUSE\_MEM\_FORCE\_PD** This bit be set to force eFuse SRAM into power-saving mode. (R/W)

EFUSE\_MEM\_CLK\_FORCE\_ON Set this bit to force on activate clock signal of eFuse SRAM. (R/W)

EFUSE\_EFUSE\_MEM\_FORCE\_PU This bit be set to force eFuse SRAM into working mode. (R/W)


EFUSE\_CLK\_EN Set this bit and force to enable clock signal of eFuse memory. (R/W)

Register 2.104. EFUSE\_CONF\_REG (0x01CC)



**EFUSE\_OP\_CODE** 0x5A5A: Operate programming command 0x5AA5: Operate read command. (R/W)

Register 2.105. EFUSE\_CMD\_REG (0x01D4)




**EFUSE\_READ\_CMD** This bit be set to send read command. (R/WS/SC)

**EFUSE\_PGM\_CMD** This bit be set to send programming command. (R/WS/SC)

**EFUSE\_BLK\_NUM** The index of the block to be programmed. Value  $0 \sim 10$  corresponds to block number  $0 \sim 10$ , respectively. (R/W)

# Register 2.106. EFUSE\_DAC\_CONF\_REG (0x01E8)




EFUSE\_DAC\_CLK\_DIV Controls the division factor of the clock for the programming voltage. (R/W)

EFUSE\_DAC\_NUM Controls the rising period of the programming voltage. (R/W)

EFUSE\_OE\_CLR Reduces the power supply of the programming voltage. (R/W)

Register 2.107. EFUSE\_RD\_TIM\_CONF\_REG (0x01EC)




EFUSE\_READ\_INIT\_NUM Configures the initial read time of eFuse. (R/W)

Register 2.108. EFUSE\_WR\_TIME\_CONF1\_REG (0x01F4)




**EFUSE\_PWR\_ON\_NUM** Configures the power up time for VDDQ. (R/W)

Register 2.109. EFUSE\_WR\_TIM\_CONF2\_REG (0x01F8)



EFUSE\_PWR\_OFF\_NUM Configures the power off time for VDDQ. (R/W)


Register 2.110. EFUSE\_STATUS\_REG (0x01D0)



**EFUSE\_STATE** Indicates the state of the eFuse state machine. (RO)

**EFUSE\_REPEAT\_ERR\_CNT** Indicates the number of error bits during programming BLOCKO. (RO)


Register 2.111. EFUSE\_INT\_RAW\_REG (0x01D8)



EFUSE\_READ\_DONE\_INT\_RAW The raw bit signal for read\_done interrupt. (R/WC/SS)

EFUSE\_PGM\_DONE\_INT\_RAW The raw bit signal for pgm\_done interrupt. (R/WC/SS)


### Register 2.112. EFUSE\_INT\_ST\_REG (0x01DC)



EFUSE\_READ\_DONE\_INT\_ST The status signal for read\_done interrupt. (RO)

**EFUSE\_PGM\_DONE\_INT\_ST** The status signal for pgm\_done interrupt. (RO)


Register 2.113. EFUSE\_INT\_ENA\_REG (0x01E0)



EFUSE\_READ\_DONE\_INT\_ENA Set this bit to enable read\_done interrupt. (R/W)

EFUSE\_PGM\_DONE\_INT\_ENA Set this bit to enable pgm\_done interrupt. (R/W)

Register 2.114. EFUSE\_INT\_CLR\_REG (0x01E4)



EFUSE\_READ\_DONE\_INT\_CLR The clear signal for read\_done interrupt. (WO)

**EFUSE\_PGM\_DONE\_INT\_CLR** The clear signal for pgm\_done interrupt. (WO)

Register 2.115. EFUSE\_DATE\_REG (0x01FC)



**EFUSE\_DATE** Stores eFuse version. (R/W)

# 3 IO MUX and GPIO Matrix (GPIO, IO MUX)

### 3.1 Overview

The ESP32-S3 chip features 45 physical GPIO pins. Each pin can be used as a general-purpose I/O, or be connected to an internal peripheral signal. Through GPIO matrix, IO MUX, and RTC IO MUX, peripheral input signals can be from any GPIO pin, and peripheral output signals can be routed to any GPIO pin. Together these modules provide highly configurable I/O.

Note that the 45 GPIO pins are numbered from  $0 \sim 21$  and  $26 \sim 48$ . All these pins can be configured either as input or output.

## 3.2 Features

#### **GPIO Matrix Features**

- A full-switching matrix between the peripheral input/output signals and the GPIO pins.
- 175 digital peripheral input signals can be sourced from the input of any GPIO pins.
- The output of any GPIO pins can be from any of the 184 digital peripheral output signals.
- Supports signal synchronization for peripheral inputs based on APB clock bus.
- Provides input signal filter.
- Supports sigma delta modulated output.
- Supports GPIO simple input and output.

#### **IO MUX Features**

- Provides one configuration register IO MUX GPIOn REG for each GPIO pin. The pin can be configured to
  - perform GPIO function routed by GPIO matrix;
  - or perform direct connection bypassing GPIO matrix.
- Supports some high-speed digital signals (SPI, JTAG, UART) bypassing GPIO matrix for better high-frequency digital performance. In this case, IO MUX is used to connect these pins directly to peripherals.

## **RTC IO MUX Features**

- Controls low power feature of 22 RTC GPIO pins.
- Controls analog functions of 22 RTC GPIO pins.
- Redirects 22 RTC input/output signals to RTC system.

#### 3.3 Architectural Overview

Figure 3-1 shows in details how IO MUX, RTC IO MUX, and GPIO matrix route signals from pins to peripherals, and from peripherals to pins.




Figure 3-1. Architecture of IO MUX, RTC IO MUX, and GPIO Matrix

- 1. Only part of peripheral input signals (Y:  $0 \sim 3$ ,  $7 \sim 13$ ,  $15 \sim 16$ ,  $101 \sim 110$ ,  $120 \sim 123$ ,  $155 \sim 159$ ) can bypass GPIO matrix. The other input signals can only be routed to peripherals via GPIO matrix.
- 2. There are only 45 inputs from GPIO SYNC to GPIO matrix, since ESP32-S3 provides 45 GPIO pins in total.
- 3. The pins supplied by VDD3P3\_CPU or by VDD3P3\_RTC are controlled by the signals: IE, OE, WPU, and WPD.
- 4. Only part of peripheral outputs (0  $\sim$  13, 15  $\sim$  16, 101  $\sim$  110, 120  $\sim$  126) can be routed to pins bypassing GPIO matrix. See Table 3-2.
- 5. There are only 45 outputs (GPIO pin X:  $0 \sim 21$ ,  $26 \sim 48$ ) from GPIO matrix to IO MUX.

Figure 3-2 shows the internal structure of a pad, which is an electrical interface between the chip logic and the GPIO pin. The structure is applicable to all 45 GPIO pins and can be controlled using IE, OE, WPU, and WPD signals.




Figure 3-2. Internal Structure of a Pad

#### Note:

- IE: input enable
- OE: output enable
- WPU: internal weak pull-up
- WPD: internal weak pull-down
- Bonding pad: a terminal point of the chip logic used to make a physical connection from the chip die to GPIO pin in the chip package.

# Peripheral Input via GPIO Matrix

#### Overview 3.4.1

To receive a peripheral input signal via GPIO matrix, the matrix is configured to source the peripheral input signal from one of the 45 GPIOs (0 ~ 21, 26 ~ 48), see Table 3-2. Meanwhile, register corresponding to the peripheral signal should be set to receive input signal via GPIO matrix.

#### Signal Synchronization 3.4.2

When signals are directed from pins using the GPIO matrix, the signals will be synchronized to the APB bus clock by the GPIO SYNC hardware, then go to GPIO matrix. This synchronization applies to all GPIO matrix signals but does not apply when using the IO MUX, see Figure 3-1.




Figure 3-3. GPIO Input Synchronized on APB Clock Rising Edge or on Falling Edge

Figure 3-3 shows the functionality of GPIO SYNC. In the figure, negative sync and positive sync mean GPIO input is synchronized on APB clock falling edge and on APB clock rising edge, respectively.

#### **Functional Description** 3.4.3

To read GPIO pin  $X^1$  into peripheral signal Y, follow the steps below:

- 1. Configure register GPIO\_FUNCy\_IN\_SEL\_CFG\_REG corresponding to peripheral signal Y in GPIO matrix:
  - Set GPIO\_SIGy\_IN\_SEL to enable peripheral signal input via GPIO matrix.
  - Set GPIO\_FUNCy\_IN\_SEL to the desired GPIO pin, i.e. X here.

Note that some peripheral signals have no valid GPIO\_SIGy\_IN\_SEL bit, namely, these peripherals can only receive input signals via GPIO matrix.

2. Optionally enable the filter for pin input signals by setting the register IO\_MUX\_FILTER\_EN. Only the signals with a valid width of more than two APB clock cycles can be sampled, see Figure 3-4.




Figure 3-4. Filter Timing of GPIO Input Signals

- 3. Synchronize GPIO input. To do so, please set GPIO PINX REG corresponding to GPIO pin X as follows:
  - Set GPIO\_PINx\_SYNC1\_BYPASS to enable input signal synchronized on rising edge or on falling edge in the first clock, see Figure 3-3.

- Set GPIO\_PINx\_SYNC2\_BYPASS to enable input signal synchronized on rising edge or on falling edge in the second clock, see Figure 3-3.
- 4. Configure IO MUX register to enable pin input. For this end, please set IO\_MUX\_X\_REG corresponding to GPIO pin x as follows:
  - Set IO MUX FUN IE to enable input<sup>2</sup>.
  - Set or clear IO\_MUX\_FUN\_WPU and IO\_MUX\_FUN\_WPD, as desired, to enable or disable pull-up and pull-down resistors.

For example, to connect RMT channel 0 input signal<sup>3</sup> (rmt\_sig\_in0, signal index 81) to GPIO40, please follow the steps below. Note that GPIO40 is also named as MTDO pin.

- 1. Set GPIO\_SIG81\_IN\_SEL in register GPIO\_FUNC81\_IN\_SEL\_CFG\_REG to enable peripheral signal input via GPIO matrix.
- 2. Set GPIO\_FUNC81\_IN\_SEL in register GPIO\_FUNC81\_IN\_SEL\_CFG\_REG to 40, i.e. select GPIO40.
- 3. Set IO\_MUX\_FUN\_IE in register IO\_MUX\_GPIO40\_REG to enable pin input.

#### Note:

- 1. One pin input can be connected to multiple peripheral input signals.
- 2. The input signal can be inverted by configuring GPIO\_FUNCy\_IN\_INV\_SEL.
- 3. It is possible to have a peripheral read a constantly low or constantly high input value without connecting this input to a pin. This can be done by selecting a special GPIO\_FUNCy\_IN\_SEL input, instead of a GPIO number:
  - When GPIO\_FUNCy\_IN\_SEL is set to 0x3C, input signal is always 0.
  - When GPIO\_FUNCy\_IN\_SEL is set to 0x38, input signal is always 1.

#### 3.4.4 Simple GPIO Input

GPIO\_IN\_REG/GPIO\_IN1\_REG holds the input values of each GPIO pin. The input value of any GPIO pin can be read at any time without configuring GPIO matrix for a particular peripheral signal. However, it is necessary to enable pin input by setting IO\_MUX\_FUN\_IE in register IO\_MUX\_x\_REG corresponding to pin X, as described in Section 3.4.2.

# 3.5 Peripheral Output via GPIO Matrix

#### 3.5.1 Overview

To output a signal from a peripheral via GPIO matrix, the matrix is configured to route peripheral output signals (0  $\sim$  255) to one of the 45 GPIOs (0  $\sim$  21, 26  $\sim$  48). See Table 3-2.

The output signal is routed from the peripheral into GPIO matrix and then into IO MUX. IO MUX must be configured to set the chosen pin to GPIO function. This enables the output GPIO signal to be connected to the pin.

#### Note:

There is a range of peripheral output signals (208  $\sim$  212) which are not connected to any peripheral, but to the input signals (208  $\sim$  212) directly. These can be used to input a signal from one GPIO pin and output directly to another GPIO

pin.

## 3.5.2 Functional Description

Some of the 256 output signals can be set to go through GPIO matrix into IO MUX and then to a pin. Figure 3-1 illustrates the configuration.

To output peripheral signal Y to a particular GPIO pin  $X^{1,2}$ , follow these steps:

- 1. Configure GPIO\_FUNCx\_OUT\_SEL\_CFG\_REG and GPIO\_ENABLE\_REG[x] corresponding to GPIO pin X in GPIO matrix. Recommended operation: use corresponding W1TS (write 1 to set) and W1TC (write 1 to clear) registers to set or clear GPIO\_ENABLE\_REG.
  - Set the GPIO\_FUNCx\_OUT\_SEL field in register GPIO\_FUNCx\_OUT\_SEL\_CFG\_REG to the index of the desired peripheral output signal *Y*.
  - If the signal should always be enabled as an output, set the bit GPIO\_FUNCx\_OEN\_SEL in register GPIO\_FUNCx\_OUT\_SEL\_CFG\_REG and the bit in register GPIO\_ENABLE/ENABLE1\_W1TS\_REG, corresponding to GPIO pin X. To have the output enable signal decided by internal logic (for example, the SPIQ\_oe in column "Output enable signal when GPIO\_FUNCn\_OEN\_SEL = 0" in Table 3-2), clear the bit GPIO\_FUNCx\_OEN\_SEL instead.
  - Set the corresponding bit in register GPIO\_ENABLE/ENABLE1\_W1TC\_REG to disable the output from the GPIO pin.
- 2. For an open drain output, set the bit GPIO\_PINx\_PAD\_DRIVER in register GPIO\_PINx\_REG corresponding to GPIO pin X.
- 3. Configure IO MUX register to enable output via GPIO matrix. Set the IO\_MUX\_x\_REG corresponding to GPIO pin X as follows:
  - Set the field IO\_MUX\_MCU\_SEL to desired IO MUX function corresponding to GPIO pin X. This is Function 1 (GPIO function), numeric value 1, for all pins.
  - Set the field IO\_MUX\_FUN\_DRV to the desired value for output strength (0 ~ 3). The higher the driver strength, the more current can be sourced/sunk from the pin.
    - 0: ~5 mA
    - 1: ~10 mA
    - 2: ~20 mA (default value)
    - 3: ~40 mA
  - If using open drain mode, set/clear IO\_MUX\_FUN\_WPU and IO\_MUX\_FUN\_WPD to enable/disable the internal pull-up/pull-down resistors.

#### Note:

- 1. The output signal from a single peripheral can be sent to multiple pins simultaneously.
- 2. The output signal can be inverted by setting GPIO\_FUNCx\_OUT\_INV\_SEL.

## 3.5.3 Simple GPIO Output

GPIO matrix can also be used for simple GPIO output. This can be done as below:

- Set GPIO matrix GPIO\_FUNCn\_OUT\_SEL with a special peripheral index 256 (0x100);
- Set the corresponding bit in GPIO\_OUT\_REG[31:0] or GPIO\_OUT1\_REG[21:0] to the desired GPIO output value.

#### Note:

- GPIO\_OUT\_REG[21:0] and GPIO\_OUT\_REG[31:26] correspond to GPIO0 ~ 21 and GPIO26 ~ 31, respectively. GPIO\_OUT\_REG[25:22] are invalid.
- GPIO\_OUT1\_REG[16:0] correspond to GPIO32 ~ 48, and GPIO\_OUT1\_REG[21:17] are invalid.
- Recommended operation: use corresponding W1TS and W1TC registers, such as GPIO\_OUT\_W1TS/GPIO\_OUT\_W1TS and W1TC to set or clear the registers GPIO\_OUT\_REG/GPIO\_OUT1\_REG.

## 3.5.4 Sigma Delta Modulated Output

## 3.5.4.1 Functional Description

Eight out of the 256 peripheral outputs (index: 93 ~ 100) support 1-bit second-order sigma delta modulation. By default output is enabled for these eight channels. This Sigma Delta modulator can also output PDM (pulse density modulation) signal with configurable duty cycle. The transfer function is:

$$H(z) = X(z)z^{-1} + E(z)(1-z^{-1})^2$$

E(z) is quantization error and X(z) is the input.

This modulator supports scaling down of APB\_CLK by divider 1 ~ 256:

- Set GPIO\_FUNCTION\_CLK\_EN to enable the modulator clock.
- Configure GPIO\_SDn\_PRESCALE (n is 0 ~ 7 for eight channels).

After scaling, the clock cycle is equal to one pulse output cycle from the modulator.

GPIO\_SDn\_IN is a signed number with a range of [-128, 127] and is used to control the duty cycle <sup>1</sup> of PDM output signal.

- GPIO\_SDn\_IN = -128, the duty cycle of the output signal is 0%.
- GPIO\_SDn\_IN = 0, the duty cycle of the output signal is near 50%.
- GPIO\_SDn\_IN = 127, the duty cycle of the output signal is close to 100%.

The formula for calculating PDM signal duty cycle is shown as below:

$$Duty\_Cycle = \frac{GPIO\_SDn\_IN + 128}{256}$$

#### Note:

For PDM signals, duty cycle refers to the percentage of high level cycles to the whole statistical period (several pulse

cycles, for example 256 pulse cycles).

# 3.5.4.2 SDM Configuration

The configuration of SDM is shown below:

- Route one of SDM outputs to a pin via GPIO matrix, see Section 3.5.2.
- Enable the modulator clock by setting GPIO\_FUNCTION\_CLK\_EN.
- Configure the divider value by setting GPIO\_SDn\_PRESCALE.
- Configure the duty cycle of SDM output signal by setting GPIO\_SDn\_IN.

#### 3.6 Dedicated GPIO

# 3.7 Direct Input and Output via IO MUX

#### 3.7.1 Overview

Some high-speed signals (SPI and JTAG) can bypass GPIO matrix for better high-frequency digital performance. In this case, IO MUX is used to connect these pins directly to the peripherals.

This option is less flexible than routing signals via GPIO matrix, as the IO MUX register for each GPIO pin can only select from a limited number of functions, but high-frequency digital performance can be improved.

# 3.7.2 Functional Description

Two registers must be configured in order to bypass GPIO matrix for peripheral input signals:

- 1. IO\_MUX\_MCU\_SEL for the GPIO pin must be set to the required pin function. For the list of pin functions, please refer to Section 3.13.
- 2. Clear GPIO\_SIGn\_IN\_SEL to route the input directly to the peripheral.

To bypass GPIO matrix for peripheral output signals, IO\_MUX\_MCU\_SEL for the GPIO pin must be set to the required pin function. For the list of pin functions, please refer to Section 3.13.

#### Note:

Not all signals can be connected to peripheral via IO MUX. Some input/output signals can only be connected to peripheral via GPIO matrix.

# 3.8 RTC IO MUX for Low Power and Analog Input/Output

#### 3.8.1 Overview

ESP32-S3 provides 22 GPIO pins with low power capabilities (RTC) and analog functions, which are handled by the RTC subsystem of ESP32-S3. IO MUX and GPIO matrix are not used for these functions, rather, RTC IO MUX is used to redirect 22 RTC input/output signals to the RTC subsystem.

When configured as RTC GPIOs, the output pins can still retain the output level value when the chip is in Deep-sleep mode, and the input pins can wake up the chip from Deep-sleep.

## 3.8.2 Low Power Capabilities

The pins with RTC functions are controlled by RTC\_IO\_TOUCH/RTC\_PADn\_MUX\_SEL bit in register RTC\_IO\_

TOUCH/RTC\_PADn\_REG. By default all bits in these registers are set to 0, routing all input/output signals via IO MUX.

If RTC\_IO\_TOUCH/RTC\_PADn\_MUX\_SEL is set to 1, then input/output signals to and from that pin is routed to the RTC subsystem. In this mode, RTC\_IO\_TOUCH/RTC\_PADn\_REG is used to control RTC low power pins. Note that RTC\_IO\_TOUCH/RTC\_PADn\_REG applies the RTC GPIO pin numbering, not the GPIO pin numbering. See Table 3-4 for RTC functions of RTC IO MUX pins.

# 3.8.3 Analog Functions

When the pin is used for analog purpose, make sure this pin is left floating by configuring the register RTC\_IO\_TOUCH

/RTC\_PADn\_REG. By such way, external analog signal is connected to internal analog signal via GPIO pin. The configuration is as follows:

- Set RTC IO TOUCH/RTC PADn MUX SEL, to select RTC IO MUX to route input and output signals.
- Clear RTC\_IO\_TOUCH/RTC\_PADn\_FUN\_IE, RTC\_IO\_TOUCH/RTC\_PADn\_ FUN\_RUE, and RTC\_IO\_TOUCH/RTC\_PADn\_FUN\_RDE, to set this pin floating.
- Configure RTC\_IO\_TOUCH/RTC\_PADn\_FUN\_SEL to 0, to enable analog function 0.
- Write 1 to RTC\_GPIO\_ENABLE\_W1TC, to clear output enable.

See Table 3-5 for analog functions of RTC IO MUX pins.

# 3.9 Pin Functions in Light-sleep

Pins may provide different functions when ESP32-S3 is in Light-sleep mode. If IO\_MUX\_SLP\_SEL in register IO\_MUX\_n\_REG for a GPIO pin is set to 1, a different set of bits will be used to control the pin when the chip is in Light-sleep mode.

Table 3-1. Bits Used to Control IO MUX Functions in Light-sleep Mode

IO MUX Functions	Normal Execution	Light-sleep Mode	
IO WOX FUNCTIONS	OR IO_MUX_SLP_SEL = 0	AND IO_MUX_SLP_SEL = 1	
Output Drive Strength	IO_MUX_FUN_DRV	IO_MUX_FUN_DRV	
Pull-up Resistor	IO_MUX_FUN_WPU	IO_MUX_MCU_WPU	
Pull-down Resistor	IO_MUX_FUN_WPD	IO_MUX_MCU_WPD	
Output Enable	OEN_SEL from GPIO matrix *	IO_MUX_MCU_OE	

#### Note:

If IO\_MUX\_SLP\_SEL is set to 0, pin functions remain the same in both normal execution and Light-sleep mode. Please refer to Section 3.5.2 for how to enable output in normal execution.

## 3.10 Pin Hold Feature

Each GPIO pin (including the RTC pins) has an individual hold function controlled by an RTC register. When the pin is set to hold, the state is latched at that moment and will not change no matter how the internal signals change or how the IO MUX/GPIO configuration is modified. Users can use the hold function for the pins to retain the pin state through a core reset and system reset triggered by watchdog time-out or Deep-sleep events.

#### Note:

- For digital pins, to maintain pin input/output status in Deep-sleep mode, users can set RTC\_CNTL\_DG\_PAD\_FORCE\_UNHOLD to 0 before powering down. For RTC pins, the input and output values are controlled by the corresponding bits of register RTC\_CNTL\_PAD\_HOLD\_REG, and users can set it to 1 to hold the value or set it to 0 to unhold the value.
- To disable the hold function after the chip is woken up, users can set RTC\_CNTL\_DG\_PAD\_FORCE\_UNHOLD to 1. To maintain the hold function of the pin, users can set the corresponding bit in register RTC\_CNTL\_PAD\_HOLD\_REG to 1.

# 3.11 Power Supply and Management of GPIO Pins

# 3.11.1 Power Supply of GPIO Pins

For more information on the power supply for GPIO pins, please refer to Pin Definition in <u>ESP32-S3</u> Datasheet.

# 3.11.2 Power Supply Management

Each ESP32-S3 pin is connected to one of the three different power domains.

- VDD3P3\_RTC: the input power supply for both RTC and CPU
- VDD3P3\_CPU: the input power supply for CPU
- VDD\_SPI: configurable input/output power supply

VDD\_SPI can be configured to use an internal LDO. The LDO input and output both are 1.8 V. If the LDO is not enabled, VDD\_SPI is connected directly to the same power supply as VDD3P3\_RTC.

The VDD\_SPI configuration is determined by the value of strapping pin GPIO45, or can be overriden by eFuse and/or register settings. See <u>ESP32-S3 Datasheet</u> sections Power Scheme and Strapping Pins for more details.

Note that GPIO33 ~ GPIO37 can be powered either by VDD\_SPI or VDD3P3\_CPU.

# 3.12 Peripheral Signals via GPIO Matrix

Table 3-2 shows the peripheral input/output signals via GPIO matrix.

Please pay attention to the configuration of the bit GPIO\_FUNCn\_OEN\_SEL:

- GPIO\_FUNCn\_OEN\_SEL = 1: the output enable is controlled by the corresponding bit n of GPIO\_ENABLE\_REG:
  - GPIO\_ENABLE\_REG = 0: output is disabled;

• GPIO\_FUNCn\_OEN\_SEL = 0: use the output enable signal from peripheral, for example SPIQ\_oe in the column "Output enable signal when GPIO\_FUNCn\_OEN\_SEL = 0" of Table 3-2. Note that the signals such as SPIQ\_oe can be 1 (1'd1) or 0 (1'd0), depending on the configuration of corresponding peripherals. If it's 1'd1 in the "Output enable signal when GPIO\_FUNCn\_OEN\_SEL = 0", it indicates that once the register GPIO\_FUNCn\_OEN\_SEL is cleared, the output signal is always enabled by default.

#### Note:

Signals are numbered consecutively, but not all signals are valid.

- For input signals, only  $0 \sim 3$ ,  $7 \sim 48$ ,  $51 \sim 54$ ,  $58 \sim 62$ ,  $66 \sim 71$ , 73,  $81 \sim 84$ ,  $89 \sim 92$ ,  $101 \sim 110$ , 116,  $120 \sim 123$ ,  $129 \sim 131$ ,  $133 \sim 152$ ,  $155 \sim 187$ ,  $192 \sim 199$ ,  $208 \sim 228$ , and  $251 \sim 255$  are valid.
- For output signals, only 0 ~ 32, 54, 60 ~ 84, 89 ~ 187, 208 ~ 228, and 251 ~ 250 are valid.



Table 3-2. Peripheral Signals via GPIO Matrix

Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL = 0	Direct Output via IO MUX
0	SPIQ_in	0	yes	SPIQ_out	SPIQ_oe	yes
1	SPID_in	0	yes	SPID_out	SPID_oe	yes
2	SPIHD_in	0	yes	SPIHD_out	SPIHD_oe	yes
3	SPIWP_in	0	yes	SPIWP_out	SPIWP_oe	yes
4	-	-	-	SPICLK_out_mux	SPICLK_oe	yes
5	-	-	-	SPICS0_out	SPICS0_oe	yes
6	-	7	-	SPICS1_out	SPICS1_oe	yes
7	SPID4_in	0	yes	SPID4_out	SPID4_oe	yes
8	SPID5_in	0	yes	SPID5_out	SPID5_oe	yes
9	SPID6_in	0	yes	SPID6_out	SPID6_oe	yes
10	SPID7_in	0	yes	SPID7_out	SPID7_oe	yes
11	SPIDQS_in	0	yes	SPIDQS_out	SPIDQS_oe	yes
12	U0RXD_in	0	yes	U0TXD_out	1'd1	yes
13	U0CTS_in	0	yes	U0RTS_out	1'd1	yes
14	U0DSR_in	0	no	U0DTR_out	1'd1	no
15	U1RXD_in	0	yes	U1TXD_out	1'd1	yes
16	U1CTS_in	0	yes	U1RTS_out	1'd1	yes
17	U1DSR_in	0	no	U1DTR_out	1'd1	no
18	U2RXD_in	0	no	U2TXD_out	1'd1	no
19	U2CTS_in	0	no	U2RTS_out	1'd1	no
20	U2DSR_in	0	no	U2DTR_out	1'd1	no
21	I2S1_MCLK_in	0	no	I2S1_MCLK_out	1'd1	no
22	I2S0O_BCK_in	0	no	I2S0O_BCK_out	1'd1	no
23	I2S0_MCLK_in	0	no	I2S0_MCLK_out	1'd1	no
24	12S0O_WS_in	0	no	I2S0O_WS_out	1'd1	no

Submit Documentation Feedback

Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when GPIO_FUNC <i>n</i> _OEN_SEL = 0	Direct Output via IO MUX
25	I2S0I_SD_in	0	no	I2S0O_SD_out	1'd1	no
26	I2S0I_BCK_in	0	no	I2S0I_BCK_out	1'd1	no
27	12S0I_WS_in	0	no	I2S0I_WS_out	1'd1	no
28	I2S1O_BCK_in	0	no	I2S1O_BCK_out	1'd1	no
29	I2S1O_WS_in	0	no	I2S1O_WS_out	1'd1	no
30	I2S1I_SD_in	0	no	I2S1O_SD_out	1'd1	no
31	I2S1I_BCK_in	0	no	I2S1I_BCK_out	1'd1	no
32	I2S1I_WS_in	0	no	I2S1I_WS_out	1'd1	no
33	pcnt_sig_ch0_in0	0	no	-	1'd1	no
34	pcnt_sig_ch1_in0	0	no	-//	1'd1	no
35	pcnt_ctrl_ch0_in0	0	no	-	1'd1	-
36	pcnt_ctrl_ch1_in0	0	no	-	1'd1	-
37	pcnt_sig_ch0_in1	0	no	-	1'd1	-
38	pcnt_sig_ch1_in1	0	no	- // /	1'd1	-
39	pcnt_ctrl_ch0_in1	0	no	-	1'd1	-
40	pcnt_ctrl_ch1_in1	0	no	-	1'd1	-
41	pcnt_sig_ch0_in2	0	no	-	1'd1	-
42	pcnt_sig_ch1_in2	0	no	-	1'd1	-
43	pcnt_ctrl_ch0_in2	0	no	-	1'd1	-
44	pcnt_ctrl_ch1_in2	0	no	-	1'd1	-
45	pcnt_sig_ch0_in3	0	no	-	1'd1	-
46	pcnt_sig_ch1_in3	0	no	-	1'd1	-
47	pcnt_ctrl_ch0_in3	0	no	-	1'd1	-
48	pcnt_ctrl_ch1_in3	0	no	-	1'd1	-
49	-	-	-	-	1'd1	-
50	-	-	-	-	1'd1	-
51	I2S0I_SD1_in	0	no	-	1'd1	-

IO MUX and GPIO Matrix (GPIO, IO MUX)

Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL = 0	Direct Output via IO MUX
52	I2S0I_SD2_in	0	no	-	1'd1	-
53	I2S0I_SD3_in	0	no	-	1'd1	-
54	Core1_gpio_in7	0	no	Core1_gpio_out7	1'd1	no
55	-	-	-	-	1'd1	-
56	-		-	-	1'd1	-
57	-	-	-	-	1'd1	-
58	usb_otg_iddig_in	0	no	-	1'd1	-
59	usb_otg_avalid_in	0	no	-	1'd1	-
60	usb_srp_bvalid_in	0	no	usb_otg_idpullup	1'd1	no
61	usb_otg_vbusvalid_in	0	no	usb_otg_dppulldown	1'd1	no
62	usb_srp_sessend_in	0	no	usb_otg_dmpulldown	1'd1	no
63	-	-	-	usb_otg_drvvbus	1'd1	no
64	-	-	-	usb_srp_chrgvbus	1'd1	no
65	-	-	-	usb_srp_dischrgvbus	1'd1	no
66	SPI3_CLK_in	0	no	SPI3_CLK_out_mux	SPI3_CLK_oe	no
67	SPI3_Q_in	0	no	SPI3_Q_out	SPI3_Q_oe	no
68	SPI3_D_in	0	no	SPI3_D_out	SPI3_D_oe	no
69	SPI3_HD_in	0	no	SPI3_HD_out	SPI3_HD_oe	no
70	SPI3_WP_in	0	no	SPI3_WP_out	SPI3_WP_oe	no
71	SPI3_CS0_in	0	no	SPI3_CS0_out	SPI3_CS0_oe	no
72	-	-	-	SPI3_CS1_out	SPI3_CS1_oe	no
73	ext_adc_start	0	no	ledc_ls_sig_out0	1'd1	no
74	-	-	-	ledc_ls_sig_out1	1'd1	no
75	-	-	-	ledc_ls_sig_out2	1'd1	no
76	-	-	-	ledc_ls_sig_out3	1'd1	no
77	-	-	-	ledc_ls_sig_out4	1'd1	no
78	-	-	-	ledc_ls_sig_out5	1'd1	no

Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL = 0	Direct Output via IO MUX
79	-	-	-	ledc_ls_sig_out6	1'd1	no
80	-	-	-	ledc_ls_sig_out7	1'd1	no
81	rmt_sig_in0	0	no	rmt_sig_out0	1'd1	no
82	rmt_sig_in1	0	no	rmt_sig_out1	1'd1	no
83	rmt_sig_in2	0	no	rmt_sig_out2	1'd1	no
84	rmt_sig_in3	0	no	rmt_sig_out3	1'd1	no
85	-	-	-	-	1'd1	-
86	-	-	-	-	1'd1	-
87	-	- <	-	-	1'd1	-
88	-	-	-	-//	1'd1	-
89	I2CEXT0_SCL_in	1	no	12CEXT0_SCL_out	I2CEXT0_SCL_oe	no
90	I2CEXTO_SDA_in	1	no	I2CEXT0_SDA_out	I2CEXT0_SDA_oe	no
91	I2CEXT1_SCL_in	1	no	I2CEXT1_SCL_out	I2CEXT1_SCL_oe	no
92	I2CEXT1_SDA_in	1	no	I2CEXT1_SDA_out	I2CEXT1_SDA_oe	no
93	-	-	-	gpio_sd0_out	1'd1	no
94	-	-	-	gpio_sd1_out	1'd1	no
95	-	-	-	gpio_sd2_out	1'd1	no
96	-	-	-	gpio_sd3_out	1'd1	no
97	-	-	-	gpio_sd4_out	1'd1	no
98	-	-	-	gpio_sd5_out	1'd1	no
99	-	-	-	gpio_sd6_out	1'd1	no
100	-	-	-	gpio_sd7_out	1'd1	no
101	FSPICLK_in	0	yes	FSPICLK_out_mux	FSPICLK_oe	yes
102	FSPIQ_in	0	yes	FSPIQ_out	FSPIQ_oe	yes
103	FSPID_in	0	yes	FSPID_out	FSPID_oe	yes
104	FSPIHD_in	0	yes	FSPIHD_out	FSPIHD_oe	yes
105	FSPIWP_in	0	yes	FSPIWP_out	FSPIWP_oe	yes

IO MUX and GPIO Matrix (GPIO, IO MUX)

106         FSPIIO4_in         0         yes         FSPIIO4_out         FSPIIO4_oe           107         FSPIIO5_in         0         yes         FSPIIO5_out         FSPIIO5_oe           108         FSPIIO6_in         0         yes         FSPIIO6_out         FSPIIO6_oe           109         FSPIIO7_in         0         yes         FSPIIO7_out         FSPIIO7_oe           110         FSPICS0_in         0         yes         FSPICS0_out         FSPICS0_oe           111         -         -         -         FSPICS1_out         FSPICS1_oe           112         -         -         -         FSPICS2_out         FSPICS3_oe           113         -         -         -         FSPICS4_out         FSPICS4_oe           114         -         -         -         FSPICS5_out         FSPICS5_oe           116         twai_rx         1         no         twai_tx         1'd1           117         -         -         -         twai_lous_off_on         1'd1           118         -         -         -         twai_lous_tx         SUBSPICK_oe           120         SUBSPIQ_in         0         yes         SUBSPIQ_out         SUBS	yes yes yes yes yes
108         FSPIIO6_in         0         yes         FSPIIO6_out         FSPIIO6_oe           109         FSPIIO7_in         0         yes         FSPIIO7_out         FSPIIO7_oe           110         FSPICS0_in         0         yes         FSPICS0_out         FSPICS0_oe           111         -         -         -         FSPICS1_out         FSPICS1_oe           112         -         -         -         FSPICS2_out         FSPICS2_oe           113         -         -         -         FSPICS3_out         FSPICS3_oe           114         -         -         -         FSPICS5_out         FSPICS5_oe           116         twai_rx         1         no         twai_tx         1'd1           117         -         -         -         twai_olkout         1'd1           118         -         -         -         twai_olkout         1'd1           119         -         -         -         SUBSPICLK_out_mux         SUBSPICLK_oe           120         SUBSPIQ_in         0         yes         SUBSPIQ_out         SUBSPIQ_oe           121         SUBSPID_in         0         yes         SUBSPIHD_out         SUBSPIHD_oe	yes
Temporary   Temp	yes
110         FSPICSO_in         0         yes         FSPICSO_out         FSPICSO_oe           111         -         -         FSPICS1_out         FSPICS1_oe           112         -         -         -         FSPICS2_out         FSPICS2_oe           113         -         -         -         FSPICS3_out         FSPICS3_oe           114         -         -         -         FSPICS4_out         FSPICS4_oe           115         -         -         -         FSPICS5_out         FSPICS5_oe           116         twai_rx         1         no         twai_tx         1'd1           117         -         -         twai_bus_off_on         1'd1           118         -         -         twai_clkout         1'd1           119         -         -         SUBSPICLK_out_mux         SUBSPICLK_oe           120         SUBSPIQ_in         0         yes         SUBSPIQ_out         SUBSPIQ_oe           121         SUBSPID_in         0         yes         SUBSPIHD_out         SUBSPIHD_oe           122         SUBSPIWP_in         0         yes         SUBSPIWP_out         SUBSPIWP_oe           124         -         -	-
111         -         -         FSPICS1_out         FSPICS1_oe           112         -         -         -         FSPICS2_out         FSPICS2_oe           113         -         -         -         FSPICS3_out         FSPICS3_oe           114         -         -         -         FSPICS4_out         FSPICS4_oe           115         -         -         -         FSPICS5_out         FSPICS5_oe           116         twai_rx         1         no         twai_tx         1'd1           117         -         -         twai_bus_off_on         1'd1           118         -         -         -         twai_clkout         1'd1           119         -         -         -         SUBSPICLK_out_mux         SUBSPICLK_oe           120         SUBSPIQ_in         0         yes         SUBSPIQ_out         SUBSPIQ_oe           121         SUBSPIHD_in         0         yes         SUBSPIHD_out         SUBSPIHD_oe           122         SUBSPIWP_in         0         yes         SUBSPIWP_out         SUBSPIWP_oe           124         -         -         SUBSPICSO_out         SUBSPICSO_oe	VAS
112	yes
113         -         -         FSPICS3_out         FSPICS3_oe           114         -         -         -         FSPICS4_out         FSPICS4_oe           115         -         -         -         FSPICS5_out         FSPICS5_oe           116         twai_rx         1         no         twai_tx         1'd1           117         -         -         twai_bus_off_on         1'd1           118         -         -         -         twai_clkout         1'd1           119         -         -         -         SUBSPICLK_out_mux         SUBSPICLK_oe           120         SUBSPIQ_in         0         yes         SUBSPIQ_out         SUBSPIQ_oe           121         SUBSPID_in         0         yes         SUBSPID_out         SUBSPID_oe           122         SUBSPIHD_in         0         yes         SUBSPIHD_out         SUBSPIWP_oe           123         SUBSPIWP_in         0         yes         SUBSPICSO_out         SUBSPICSO_oe	no
114         -         -         FSPICS4_out         FSPICS4_oe           115         -         -         FSPICS5_out         FSPICS5_oe           116         twai_rx         1         no         twai_tx         1'd1           117         -         -         twai_bus_off_on         1'd1           118         -         -         -         twai_clkout         1'd1           119         -         -         -         SUBSPICLK_out_mux         SUBSPICLK_oe           120         SUBSPIQ_in         0         yes         SUBSPIQ_out         SUBSPIQ_oe           121         SUBSPID_in         0         yes         SUBSPID_out         SUBSPIHD_oe           122         SUBSPIHD_in         0         yes         SUBSPIWP_out         SUBSPIWP_oe           123         SUBSPIWP_in         0         yes         SUBSPIWP_out         SUBSPIWP_oe           124         -         -         -         SUBSPICSO_oe	no
115         -         -         FSPICS5_out         FSPICS5_oe           116         twai_rx         1         no         twai_tx         1'd1           117         -         -         twai_bus_off_on         1'd1           118         -         -         twai_clkout         1'd1           119         -         -         SUBSPICLK_out_mux         SUBSPICLK_oe           120         SUBSPIQ_in         0         yes         SUBSPIQ_out         SUBSPIQ_oe           121         SUBSPID_in         0         yes         SUBSPID_out         SUBSPID_oe           122         SUBSPIHD_in         0         yes         SUBSPIHD_out         SUBSPIHD_oe           123         SUBSPIWP_in         0         yes         SUBSPIWP_out         SUBSPIWP_oe           124         -         -         SUBSPICSO_out         SUBSPICSO_oe	no
116         twai_rx         1         no         twai_tx         1'd1           117         -         -         twai_bus_off_on         1'd1           118         -         -         -         twai_clkout         1'd1           119         -         -         -         SUBSPICLK_out_mux         SUBSPICLK_oe           120         SUBSPIQ_in         0         yes         SUBSPIQ_out         SUBSPIQ_oe           121         SUBSPID_in         0         yes         SUBSPID_out         SUBSPID_oe           122         SUBSPIHD_in         0         yes         SUBSPIHD_out         SUBSPIHD_oe           123         SUBSPIWP_in         0         yes         SUBSPIWP_out         SUBSPICSO_oe           124         -         -         SUBSPICSO_out         SUBSPICSO_oe	no
117         -         -         twai_bus_off_on         1'd1           118         -         -         twai_clkout         1'd1           119         -         -         SUBSPICLK_out_mux         SUBSPICLK_oe           120         SUBSPIQ_in         0         yes         SUBSPIQ_out         SUBSPIQ_oe           121         SUBSPID_in         0         yes         SUBSPID_out         SUBSPID_oe           122         SUBSPIHD_in         0         yes         SUBSPIHD_out         SUBSPIHD_oe           123         SUBSPIWP_in         0         yes         SUBSPIWP_out         SUBSPIWP_oe           124         -         -         SUBSPICSO_out         SUBSPICSO_oe	no
118         -         -         twai_clkout         1'd1           119         -         -         SUBSPICLK_out_mux         SUBSPICLK_oe           120         SUBSPIQ_in         0         yes         SUBSPIQ_out         SUBSPIQ_oe           121         SUBSPID_in         0         yes         SUBSPID_out         SUBSPID_oe           122         SUBSPIHD_in         0         yes         SUBSPIHD_out         SUBSPIHD_oe           123         SUBSPIWP_in         0         yes         SUBSPIWP_out         SUBSPIWP_oe           124         -         -         SUBSPICSO_out         SUBSPICSO_oe	no
119SUBSPICLK_out_muxSUBSPICLK_oe120SUBSPIQ_in0yesSUBSPIQ_outSUBSPIQ_oe121SUBSPID_in0yesSUBSPID_outSUBSPID_oe122SUBSPIHD_in0yesSUBSPIHD_outSUBSPIHD_oe123SUBSPIWP_in0yesSUBSPIWP_outSUBSPIWP_oe124SUBSPICSO_outSUBSPICSO_oe	no
120SUBSPIQ_in0yesSUBSPIQ_outSUBSPIQ_oe121SUBSPID_in0yesSUBSPID_outSUBSPID_oe122SUBSPIHD_in0yesSUBSPIHD_outSUBSPIHD_oe123SUBSPIWP_in0yesSUBSPIWP_outSUBSPIWP_oe124SUBSPICSO_outSUBSPICSO_oe	no
121SUBSPID_in0yesSUBSPID_outSUBSPID_oe122SUBSPIHD_in0yesSUBSPIHD_outSUBSPIHD_oe123SUBSPIWP_in0yesSUBSPIWP_outSUBSPIWP_oe124SUBSPICSO_outSUBSPICSO_oe	no
122SUBSPIHD_in0yesSUBSPIHD_outSUBSPIHD_oe123SUBSPIWP_in0yesSUBSPIWP_outSUBSPIWP_oe124SUBSPICSO_outSUBSPICSO_oe	yes
123 SUBSPIWP_in 0 yes SUBSPIWP_out SUBSPIWP_oe 124 SUBSPICSO_out SUBSPICSO_oe	yes
124 SUBSPICSO_out SUBSPICSO_oe	yes
	yes
125 SUBSPICS1 out SUBSPICS1 oe	yes
120   GODON 100 1_001	yes
126 FSPIDQS_out FSPIDQS_oe	yes
127 SPI3_CS2_out SPI3_CS2_oe	no
128 l2S0O_SD1_out 1'd1	no
129         Core1_gpio_in0         0         no         Core1_gpio_out0         1'd1	no
130 Core1_gpio_in1 0 no Core1_gpio_out1 1'd1	no
131 Core1_gpio_in2 0 no Core1_gpio_out2 1'd1	
132 LCD_CS 1'd1	no

Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL = 0	Direct Output via IO MUX
133	CAM_DATA_in0	0	no	LCD_DATA_out0	1'd1	no
134	CAM_DATA_in1	0	no	LCD_DATA_out1	1'd1	no
135	CAM_DATA_in2	0	no	LCD_DATA_out2	1'd1	no
136	CAM_DATA_in3	0	no	LCD_DATA_out3	1'd1	no
137	CAM_DATA_in4	0	no	LCD_DATA_out4	1'd1	no
138	CAM_DATA_in5	0	no	LCD_DATA_out5	1'd1	no
139	CAM_DATA_in6	0	no	LCD_DATA_out6	1'd1	no
140	CAM_DATA_in7	0	no	LCD_DATA_out7	1'd1	no
141	CAM_DATA_in8	0	no	LCD_DATA_out8	1'd1	no
142	CAM_DATA_in9	0	no	LCD_DATA_out9	1'd1	no
143	CAM_DATA_in10	0	no	LCD_DATA_out10	1'd1	no
144	CAM_DATA_in11	0	no	LCD_DATA_out11	1'd1	no
145	CAM_DATA_in12	0	no	LCD_DATA_out12	1'd1	no
146	CAM_DATA_in13	0	no	LCD_DATA_out13	1'd1	no
147	CAM_DATA_in14	0	no	LCD_DATA_out14	1'd1	no
148	CAM_DATA_in15	0	no	LCD_DATA_out15	1'd1	no
149	CAM_PCLK	0	no	CAM_CLK	1'd1	no
150	CAM_H_ENABLE	0	no	LCD_H_ENABLE	1'd1	no
151	CAM_H_SYNC	0	no	LCD_H_SYNC	1'd1	no
152	CAM_V_SYNC	0	no	LCD_V_SYNC	1'd1	no
153	-	-	-	LCD_DC	1'd1	no
154	-	-	-	LCD_PCLK	1'd1	no
155	SUBSPID4_in	0	yes	SUBSPID4_out	SUBSPID4_oe	no
156	SUBSPID5_in	0	yes	SUBSPID5_out	SUBSPID5_oe	no
157	SUBSPID6_in	0	yes	SUBSPID6_out	SUBSPID6_oe	no
158	SUBSPID7_in	0	yes	SUBSPID7_out	SUBSPID7_oe	no
159	SUBSPIDQS_in	0	yes	SUBSPIDQS_out	SUBSPIDQS_oe	no

Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL = 0	Direct Output via IO MUX
160	pwm0_sync0_in	0	no	pwm0_out0a	1'd1	no
161	pwm0_sync1_in	0	no	pwm0_out0b	1'd1	no
162	pwm0_sync2_in	0	no	pwm0_out1a	1'd1	no
163	pwm0_f0_in	0	no	pwm0_out1b	1'd1	no
164	pwm0_f1_in	0	no	pwm0_out2a	1'd1	no
165	pwm0_f2_in	0	no	pwm0_out2b	1'd1	no
166	pwm0_cap0_in	0	no	pwm1_out0a	1'd1	no
167	pwm0_cap1_in	0	no	pwm1_out0b	1'd1	no
168	pwm0_cap2_in	0	no	pwm1_out1a	1'd1	no
169	pwm1_sync0_in	0	no	pwm1_out1b	1'd1	no
170	pwm1_sync1_in	0	no	pwm1_out2a	1'd1	no
171	pwm1_sync2_in	0	no	pwm1_out2b	1'd1	no
172	pwm1_f0_in	0	no	sdhost_cclk_out_1	1'd1	no
173	pwm1_f1_in	0	no	sdhost_cclk_out_2	1'd1	no
174	pwm1_f2_in	0	no	sdhost_rst_n_1	1'd1	no
175	pwm1_cap0_in	0	no	sdhost_rst_n_2	1'd1	no
176	pwm1_cap1_in	0	no	sd- host_ccmd_od_pullup_en_n	1'd1	no
177	pwm1_cap2_in	0	no	sdio_tohost_int_out	1'd1	no
178	sdhost_ccmd_in_1	1	no	sdhost_ccmd_out_1	sdhost_ccmd_out_en_1	no
179	sdhost_ccmd_in_2	1	no	sdhost_ccmd_out_2	sdhost_ccmd_out_en_2	no
180	sdhost_cdata_in_10	1	no	sdhost_cdata_out_10	sdhost_cdata_out_en_10	no
181	sdhost_cdata_in_11	1	no	sdhost_cdata_out_11	sdhost_cdata_out_en_11	no
182	sdhost_cdata_in_12	1	no	sdhost_cdata_out_12	sdhost_cdata_out_en_12	no
183	sdhost_cdata_in_13	1	no	sdhost_cdata_out_13	sdhost_cdata_out_en_13	no
184	sdhost_cdata_in_14	1	no	sdhost_cdata_out_14	sdhost_cdata_out_en_14	no
185	sdhost_cdata_in_15	1	no	sdhost_cdata_out_15	sdhost_cdata_out_en_15	no

IO MUX and GPIO Matrix (GPIO, IO MUX)

Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL = 0	Direct Output via IO MUX
186	sdhost_cdata_in_16	1	no	sdhost_cdata_out_16	sdhost_cdata_out_en_16	no
187	sdhost_cdata_in_17	1	no	sdhost_cdata_out_17	sdhost_cdata_out_en_17	no
188	-	<i></i>	-	-	1'd1	-
189	-	-	-	-	1'd1	-
190	-	A	-	-	1'd1	-
191	-	-	-	-	1'd1	-
192	sdhost_data_strobe_1	0	no	-	1'd1	-
193	sdhost_data_strobe_2	0	no		1'd1	-
194	sdhost_card_detect_n_1	0	no	7-	1'd1	-
195	sdhost_card_detect_n_2	0	no	-//	1'd1	-
196	sdhost_card_write_prt_1	0	no	-	1'd1	-
197	sdhost_card_write_prt_2	0	no	-	1'd1	-
198	sdhost_card_int_n_1	0	no	-	1'd1	-
199	sdhost_card_int_n_2	0	no	-	1'd1	-
200	-	-	-	-	1'd1	no
201	-	-	-	-	1'd1	no
202	-	-	-	-	1'd1	no
203	-	-	-	-	1'd1	no
204	-	-	-	-	1'd1	no
205	-	-	-	-	1'd1	no
206	-	-	-	-	1'd1	no
207	-	-	-	-	1'd1	no
208	sig_in_func_208	0	no	sig_in_func208	1'd1	no
209	sig_in_func_209	0	no	sig_in_func209	1'd1	no
210	sig_in_func_210	0	no	sig_in_func210	1'd1	no
211	sig_in_func_211	0	no	sig_in_func211	1'd1	no
212	sig_in_func_212	0	no	sig_in_func212	1'd1	no

Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL = 0	Direct Output via IO MUX
213	sdhost_cdata_in_20	1	no	sdhost_cdata_out_20	sdhost_cdata_out_en_20	no
214	sdhost_cdata_in_21	1	no	sdhost_cdata_out_21	sdhost_cdata_out_en_21	no
215	sdhost_cdata_in_22	1	no	sdhost_cdata_out_22	sdhost_cdata_out_en_22	no
216	sdhost_cdata_in_23	1	no	sdhost_cdata_out_23	sdhost_cdata_out_en_23	no
217	sdhost_cdata_in_24	1	no	sdhost_cdata_out_24	sdhost_cdata_out_en_24	no
218	sdhost_cdata_in_25	1	no	sdhost_cdata_out_25	sdhost_cdata_out_en_25	no
219	sdhost_cdata_in_26	1	no	sdhost_cdata_out_26	sdhost_cdata_out_en_26	no
220	sdhost_cdata_in_27	1	no	sdhost_cdata_out_27	sdhost_cdata_out_en_27	no
221	pro_alonegpio_in0	0	no	pro_alonegpio_out0	1'd1	no
222	pro_alonegpio_in1	0	no	pro_alonegpio_out1	1'd1	no
223	pro_alonegpio_in2	0	no	pro_alonegpio_out2	1'd1	no
224	pro_alonegpio_in3	0	no	pro_alonegpio_out3	1'd1	no
225	pro_alonegpio_in4	0	no	pro_alonegpio_out4	1'd1	no
226	pro_alonegpio_in5	0	no	pro_alonegpio_out5	1'd1	no
227	pro_alonegpio_in6	0	no	pro_alonegpio_out6	1'd1	no
228	pro_alonegpio_in7	0	no	pro_alonegpio_out7	1'd1	no
229	-	-	-	-	1'd1	-
230	-	-	-	-	1'd1	-
231	-	-	-	-	1'd1	-
232	-	-	-	-	1'd1	-
233	-	-	-	-	1'd1	-
234	-	-	-	-	1'd1	-
235	-	-	-	-	1'd1	-
236	-	-	-	-	1'd1	-
237	-	-	-	-	1'd1	-
238	-	-	-	-	1'd1	-
239	-	-	-	-	1'd1	-

Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL = 0	Direct Output via IO MUX
240	- /	-	-	-	1'd1	-
241	-	-	-	-	1'd1	-
242	-	<i>J</i> - ,	-	-	1'd1	-
243	-	- ^	-	-	1'd1	-
244	-	4	-	-	1'd1	-
245	-	-	-	-	1'd1	-
246	-	-	-	-	1'd1	-
247	-	-	-	-	1'd1	-
248	-	- <	-	7-	1'd1	-
249	-	-	-	-//	1'd1	-
250	-	-	-	-	1'd1	-
251	usb_jtag_tdo_bridge	0	no	usb_jtag_trst	1'd1	no
252	Core1_gpio_in3	0	no	Core1_gpio_out3	1'd1	no
253	Core1_gpio_in4	0	no	Core1_gpio_out4	1'd1	no
254	Core1_gpio_in5	0	no	Core1_gpio_out5	1'd1	no
255	Core1_gpio_in6	0	no	Core1_gpio_out6	1'd1	no

IO MUX and GPIO Matrix (GPIO, IO MUX)

#### **IO MUX Function List** 3.13

Table 3-3 shows the IO MUX functions of each GPIO pin.

Table 3-3. IO MUX Pin Functions

0         GPIO0         GPIO0         -         -         -         2         3         R           1         GPIO1         GPIO1         -         -         -         2         1         R           2         GPIO2         GPIO2         GPIO2         -         -         2         1         R           3         GPIO3         GPIO3         GPIO3         -         -         2         1         R           4         GPIO4         GPIO4         -         -         -         2         0         R           5         GPIO5         GPIO5         GPIO6         -         -         -         2         0         R           6         GPIO6         GPIO7         GPIO7         -         -         -         2         0         R           7         GPIO7         GPIO7         GPIO7         -         -         2         0         R           8         GPIO8         GPIO8         GPIO9         -         SUBSPIGA         FSPIDD         2         1         R           9         GPIO10         GPIO11         GPIO11         FSPIDO4         SUBSPIDD         FSPID	GPIO	Pin Name	Function 0	Function 1	Function 2	Function 3	Function 4	DRV	RST	Notes
2         GPIO2         GPIO2         GPIO2         -         -         -         2         1         R           3         GPIO3         GPIO3         GPIO3         -         -         -         2         1         R           4         GPIO4         GPIO4         GPIO4         -         -         -         2         0         R           5         GPIO5         GPIO6         GPIO6         GPIO6         GPIO6         -         -         2         0         R           6         GPIO6         GPIO6         GPIO7         GPIO7         -         -         2         0         R           8         GPIO8         GPIO8         GPIO8         GPIO9         GPIO9         GPIO9         GPIO9         GPIO9         GPIO9         GPIO9         GPIO10         GPIO10         GPIO10         GPIO10         GPIO11         GPIO12         GPIO13	0	GPIO0	GPIO0	GPI00	-	-	-	2	3	R
3         GPIO3         GPIO3         GPIO3         -         -         -         -         2         1         R           4         GPIO4         GPIO4         GPIO4         -         -         -         2         0         R           5         GPIO5         GPIO6         GPIO6         GPIO6         GPIO6         -         -         -         2         0         R           6         GPIO6         GPIO7         GPIO7         -         -         -         2         0         R           7         GPIO7         GPIO7         GPIO7         -         -         -         2         0         R           8         GPIO8         GPIO8         GPIO9         SUBSPICH         FSPIHD         2         1         R           10         GPIO10         GPIO11         GPIO11         GPIO11         GPIO12         FSPIIO         2         1         R           11         GPIO11         GPIO11         GPIO11         FSPIIO         SUBSPICK         FSPICL         2         1         R           12         GPIO13         GPIO13         FSPIIO         SUBSPIWE         FSPICLK         2	1	GPIO1	GPIO1	GPIO1	-	-	-	2	1	R
4         GPIO4         GPIO4         GPIO4         -         -         -         2         0         R           5         GPIO5         GPIO5         GPIO5         -         -         -         2         0         R           6         GPIO6         GPIO6         GPIO7         GPIO7         -         -         -         2         0         R           7         GPIO7         GPIO7         GPIO7         -         -         -         2         0         R           8         GPIO8         GPIO8         GPIO8         SUBSPIGS         FSPIHD         2         1         R           9         GPIO10         GPIO10         GPIO11         FSPIGS         SUBSPIHD         FSPICS         2         1         R           10         GPIO11         GPIO11         FSPIGS         SUBSPICS         FSPICS         2         1         R         R           11         GPIO11         GPIO11         FSPIGO         SUBSPIWP         FSPICK         2         1         R         R         1         R         R         1         R         R         1         R         R         1         R         <	2	GPIO2	GPIO2	GPIO2	-	-	-	2	1	R
5         GPIO5         GPIO5         GPIO6         -         -         -         2         0         R           6         GPIO6         GPIO6         GPIO6         -         -         -         2         0         R           7         GPIO7         GPIO7         -         -         -         2         0         R           8         GPIO8         GPIO8         GPIO8         -         SUBSPIGS         -         2         0         R           8         GPIO9         GPIO9         -         SUBSPIGN         FSPID         2         1         R           10         GPIO10         GPIO11         GPIO11         FSPID         2         1         R           11         GPIO11         GPIO11         FSPIDOS         SUBSPID         FSPID         2         1         R           12         GPIO13         GPIO13         GPIO13         FSPIDO         SUBSPID         FSPID         2         1         R           12         GPIO13         GPIO13         GPIO13         FSPIDO         SUBSPID         FSPID         2         1         R         I         R         1         2         1	3	GPIO3	GPIO3	GPIO3	-	-	-	2	1	R
6         GPI06         GPI06         GPI06         -         -         -         2         0         R           7         GPI07         GPI07         GPI07         -         -         -         2         0         R           8         GPI08         GPI08         GPI08         -         SUBSPIGSI         -         2         0         R           9         GPI09         GPI09         GPI09         -         SUBSPID         FSPIDD         2         1         R           10         GPI010         GPI011         GPI011         GPI011         GPI011         GPI012         GPI012         GPI012         GPI012         GPI012         GPI012         GPI012         GPI013         GPI013         GPI013         GPI013         GPI013         GPI013         GPI013         GPI014         GPI014         GPI014         GPI014         GPI014         GPI014         GPI015	4	GPIO4	GPIO4	GPIO4	-	-	-	2	0	R
7         GPIO7         GPIO7         GPIO7         -         -         -         2         0         R           8         GPIO8         GPIO8         GPIO8         -         SUBSPICS1         -         2         0         R           9         GPIO9         GPIO9         -         SUBSPIDS         FSPIDD         2         1         R           10         GPIO10         GPIO11         GPIO11         FSPIIO6         SUBSPIDS         FSPICS0         2         1         R           11         GPIO11         GPIO12         GPIO12         GPIO12         GPIO15         SUBSPICK         FSPICK         2         1         R           12         GPIO13         GPIO13         GPIO13         FSPIIO7         SUBSPIQK         FSPIQL         2         1         R           14         GPIO14         GPIO13         GPIO15         SUBSPIWP         FSPIWP         2         1         R           15         XTAL_32K_N         GPIO16         GPIO15         UORTS         -         2         0         R           16         XTAL_32K_N         GPIO16         GPIO15         UORTS         -         2         0         R<	5	GPIO5	GPIO5	GPIO5	-	-	-	2	0	R
8         GPIO8         GPIO8         GPIO8         -         SUBSPICSI         -         2         0         R           9         GPIO9         GPIO9         GPIO9         -         SUBSPIID         FSPIID         2         1         R           10         GPIO10         GPIO10         GPIO11         GPIO11         GPIO11         GPIO12         GPIO12         GPIO12         GPIO12         GPIO12         GPIO12         GPIO13         GPIO13         GPIO13         GPIO13         GPIO13         GPIO14         GPIO15         GPIO17         GPIO18         GPIO18         GPIO19         GPIO1	6	GPIO6	GPIO6	GPIO6	-	-	-	2	0	R
9         GPIO9         GPIO9         GPIO9         -         SUBSPIND         FSPIND         2         1         R           10         GPIO10         GPIO10         GPIO10         FSPIIO4         SUBSPICS0         FSPICS0         2         1         R           11         GPIO11         GPIO11         GPIO11         FSPIIO5         SUBSPID         FSPID         2         1         R           12         GPIO12         GPIO12         GPIO16         SUBSPID         FSPID         2         1         R           13         GPIO13         GPIO13         GPIO14         FSPIDO7         SUBSPIWP         FSPIQ         2         1         R           14         GPIO14         GPIO14         GPIO14         FSPIDOS         SUBSPIWP         FSPIWP         2         1         R           15         XTAL_32K_N         GPIO16         GPIO15         UORTS         -         -         2         0         R           16         XTAL_32K_N         GPIO16         GPIO17         UTXD         -         -         2         1         R           17         GPIO17         GPIO17         UTXD         -         -         2	7	GPIO7	GPIO7	GPI07	-	-	-	2	0	R
10	8	GPIO8	GPIO8	GPIO8	-	SUBSPICS1	-	2	0	R
11	9	GPIO9	GPIO9	GPIO9	-	SUBSPIHD	FSPIHD	2	1	R
12	10	GPIO10	GPIO10	GPIO10	FSPIIO4	SUBSPICS0	FSPICS0	2	1	R
13	11	GPIO11	GPIO11	GPIO11	FSPIIO5	SUBSPID	FSPID	2	1	R
14         GPIO14         GPIO14         GPIO14         FSPIDQS         SUBSPIWP         FSPIWP         2         1         R           15         XTAL_32K_P         GPIO15         GPIO15         UORTS         -         -         2         0         R           16         XTAL_32K_N         GPIO16         GPIO16         UOCTS         -         -         2         0         R           17         GPIO17         GPIO17         U1TXD         -         -         2         1         R           18         GPIO18         GPIO18         GPIO18         U1RXD         CLK_OUT3         -         2         1         R           19         GPIO19         GPIO19         U1RTS         CLK_OUT2         -         2         0         R           20         GPIO20         GPIO20         U1CTS         CLK_OUT1         -         2         0         R           21         GPIO20         GPIO20         U1CTS         CLK_OUT1         -         2         0         R           21         GPIO21         GPIO20         U1CTS         CLK_OUT1         -         2         0         R           25         SPICS	12	GPIO12	GPIO12	GPIO12	FSPIIO6	SUBSPICLK	FSPICLK	2	1	R
15         XTAL_32K_P         GPIO15         GPIO15         UORTS         -         -         2         0         R           16         XTAL_32K_N         GPIO16         GPIO16         UOCTS         -         -         2         0         R           17         GPIO17         GPIO17         U1TXD         -         -         2         1         R           18         GPIO18         GPIO18         GPIO18         U1RXD         CLK_OUT3         -         2         1         R           19         GPIO19         GPIO19         U1RTS         CLK_OUT2         -         2         0         R           20         GPIO20         GPIO20         U1CTS         CLK_OUT1         -         2         0         R           21         GPIO21         GPIO20         U1CTS         CLK_OUT1         -         2         0         R           21         GPIO21         GPIO20         U1CTS         CLK_OUT1         -         2         0         R           21         GPIO21         GPIO20         U1CTS         CLK_OUT1         -         -         2         3         -         -           22 <t< td=""><td>13</td><td>GPIO13</td><td>GPIO13</td><td>GPIO13</td><td>FSPIIO7</td><td>SUBSPIQ</td><td>FSPIQ</td><td>2</td><td>1</td><td>R</td></t<>	13	GPIO13	GPIO13	GPIO13	FSPIIO7	SUBSPIQ	FSPIQ	2	1	R
16         XTAL_32K_N         GPIO16         GPIO16         U0CTS         -         -         2         0         R           17         GPIO17         GPIO17         U1TXD         -         -         2         1         R           18         GPIO18         GPIO18         GPIO18         U1RXD         CLK_OUT3         -         2         1         R           19         GPIO19         GPIO19         U1RTS         CLK_OUT2         -         2         0         R           20         GPIO20         GPIO20         U1CTS         CLK_OUT1         -         2         0         R           21         GPIO21         GPIO21         -         -         -         2         0         R           26         SPICS1         SPICS1         GPIO26         -         -         -         2         3         -           27         SPIHD         SPIWP         GPIO28         -         -         -         3         3         -           28         SPIWP         SPIWP         GPIO28         -         -         -         3         3         -           29         SPICS0         SPICS0 <td>14</td> <td>GPIO14</td> <td>GPIO14</td> <td>GPIO14</td> <td>FSPIDQS</td> <td>SUBSPIWP</td> <td>FSPIWP</td> <td>2</td> <td>1</td> <td>R</td>	14	GPIO14	GPIO14	GPIO14	FSPIDQS	SUBSPIWP	FSPIWP	2	1	R
17         GPIO17         GPIO17         GPIO17         U1TXD         -         -         2         1         R           18         GPIO18         GPIO18         GPIO18         U1RXD         CLK_OUT3         -         2         1         R           19         GPIO19         GPIO19         U1RTS         CLK_OUT2         -         2         0         R           20         GPIO20         GPIO20         U1CTS         CLK_OUT1         -         2         0         R           21         GPIO21         GPIO21         GPIO22         -         -         -         2         0         R           26         SPICS1         SPICS1         GPIO26         -         -         -         2         3         -           27         SPIHD         SPIHD         GPIO27         -         -         -         3         3         -           28         SPIWP         SPIWP         GPIO28         -         -         -         3         3         -           29         SPICS0         SPICS0         GPIO30         -         -         -         3         3         -           30	15	XTAL_32K_P	GPIO15	GPIO15	UORTS	-	-	2	0	R
18         GPIO18         GPIO18         GPIO18         U1RXD         CLK_OUT3         -         2         1         R           19         GPIO19         GPIO19         U1RTS         CLK_OUT2         -         2         0         R           20         GPIO20         GPIO20         U1CTS         CLK_OUT1         -         2         0         R           21         GPIO21         GPIO21         GPIO21         -         -         -         2         0         R           26         SPICS1         SPICS1         GPIO26         -         -         -         2         3         -           27         SPIHD         SPIHD         GPIO27         -         -         -         3         3         -           28         SPIWP         SPIO28         -         -         -         3         3         -           29         SPICS0         SPICS0         GPIO29         -         -         -         3         3         -           30         SPICLK         SPICS0         GPIO30         -         -         -         3         3         -           31         SPIQ <t< td=""><td>16</td><td>XTAL_32K_N</td><td>GPIO16</td><td>GPIO16</td><td>U0CTS</td><td>-</td><td>-</td><td>2</td><td>0</td><td>R</td></t<>	16	XTAL_32K_N	GPIO16	GPIO16	U0CTS	-	-	2	0	R
19         GPIO19         GPIO19         U1RTS         CLK_OUT2         -         2         0         R           20         GPIO20         GPIO20         U1CTS         CLK_OUT1         -         2         0         R           21         GPIO21         GPIO21         -         -         -         2         0         R           26         SPICS1         SPICS1         GPIO26         -         -         -         2         3         -           27         SPIHD         SPICS1         GPIO27         -         -         -         3         3         -           28         SPIWP         SPIWP         GPIO28         -         -         -         3         3         -           29         SPICS0         SPICS0         GPIO28         -         -         -         3         3         -           29         SPICS0         SPICS0         GPIO28         -         -         -         3         3         -           30         SPICS0         SPICS0         GPIO36         GPIO31         -         -         -         3         3         -           32         SPID <td>17</td> <td>GPIO17</td> <td>GPIO17</td> <td>GPIO17</td> <td>U1TXD</td> <td colspan="2">U1TXD -</td> <td>2</td> <td>1</td> <td>R</td>	17	GPIO17	GPIO17	GPIO17	U1TXD	U1TXD -		2	1	R
20         GPIO20         GPIO20         U1CTS         CLK_OUT1         -         2         0         R           21         GPIO21         GPIO21         -         -         -         2         0         R           26         SPICS1         SPICS1         GPIO26         -         -         -         2         3         -           27         SPIHD         SPIHD         GPIO27         -         -         -         3         3         -           28         SPIWP         SPIWP         GPIO28         -         -         -         3         3         -           29         SPICS0         SPICS0         GPIO29         -         -         -         3         3         -           29         SPICS0         SPICS0         GPIO30         -         -         -         3         3         -           30         SPICK         SPICK         GPIO31         -         -         -         3         3         -           31         SPIQ         SPIQ         GPIO31         -         -         -         3         3         -           32         SPID         SPI	18	GPIO18	GPIO18	GPIO18	U1RXD	CLK_OUT3	-	2	1	R
21         GPIO21         GPIO21         GPIO21         -         -         2         0         R           26         SPICS1         SPICS1         GPIO26         -         -         -         2         3         -           27         SPIHD         SPIHD         GPIO27         -         -         -         3         3         -           28         SPIWP         SPIWP         GPIO28         -         -         -         -         3         3         -           29         SPICS0         SPICS0         GPIO29         -         -         -         -         3         3         -           30         SPICLK         SPICS0         GPIO39         -         -         -         -         3         3         -           31         SPIQ         SPIQ         GPIO30         -         -         -         3         3         -           32         SPID         SPIQ         GPIO31         -         -         -         3         3         -           32         SPID         SPID         SUBSPID         SPIIO4         2         1         -           34	19	GPIO19	GPIO19	GPIO19	U1RTS	CLK_OUT2	-	2	0	R
26         SPICS1         SPICS1         GPIO26         -         -         -         2         3         -           27         SPIHD         SPIHD         GPIO27         -         -         -         3         3         -           28         SPIWP         SPIWP         GPIO28         -         -         -         3         3         -           29         SPICS0         SPICS0         GPIO29         -         -         -         -         3         3         -           30         SPICLK         SPICS0         GPIO30         -         -         -         -         3         3         -           31         SPIQ         GPIO31         -         -         -         -         3         3         -           32         SPID         SPIQ         GPIO31         -         -         -         -         3         3         -           32         SPID         SPID         GPIO32         -         -         -         -         3         3         -           34         GPIO33         GPIO33         FSPIHD         SUBSPICSO         SPIIO5         2         1 <td>20</td> <td>GPIO20</td> <td>GPIO20</td> <td>GPIO20</td> <td>U1CTS</td> <td>CLK_OUT1</td> <td>-</td> <td>2</td> <td>0</td> <td>R</td>	20	GPIO20	GPIO20	GPIO20	U1CTS	CLK_OUT1	-	2	0	R
27         SPIHD         SPIHD         GPIO27         -         -         -         3         3         -           28         SPIWP         SPIWP         GPIO28         -         -         -         -         3         3         -           29         SPICS0         SPICS0         GPIO29         -         -         -         -         3         3         -           30         SPICLK         SPICK         GPIO30         -         -         -         -         3         3         -           31         SPIQ         SPIQ         GPIO31         -         -         -         -         3         3         -           32         SPID         SPIQ         GPIO31         -         -         -         -         3         3         -           32         SPID         SPIQ         GPIO32         -         -         -         -         3         3         -           33         GPIO33         GPIO33         FSPIHD         SUBSPIHD         SPIIO4         2         1         -           34         GPIO34         GPIO35         FSPID         SUBSPID         SPIIO5	21	GPIO21	GPIO21	GPIO21	-	-	-	2	0	R
28         SPIWP         SPIWP         GPIO28         -         -         -         3         3         -           29         SPICSO         SPIOSO         GPIO29         -         -         -         3         3         -           30         SPICLK         SPICLK         GPIO30         -         -         -         3         3         -           31         SPIQ         SPIQ         GPIO31         -         -         -         3         3         -           32         SPID         SPID         GPIO32         -         -         -         3         3         -           32         SPID         SPID         GPIO32         -         -         -         3         3         -           32         SPID         SPID         SUBSPID         SPIIO4         2         1         -           34         GPIO33         GPIO33         FSPID         SUBSPID         SPIIO5         2         1         -           35         GPIO35         GPIO35         FSPID         SUBSPID         SPIIO6         2         1         -           36         GPIO36         GPIO37 <t< td=""><td>26</td><td>SPICS1</td><td>SPICS1</td><td>GPIO26</td><td>-</td><td>-</td><td>-</td><td>2</td><td>3</td><td>-</td></t<>	26	SPICS1	SPICS1	GPIO26	-	-	-	2	3	-
29         SPICSO         SPICSO         GPIO29         -         -         -         3         3         -           30         SPICLK         SPIOLK         GPIO30         -         -         -         -         3         3         -           31         SPIQ         SPIQ         GPIO31         -         -         -         3         3         -           32         SPID         SPID         GPIO32         -         -         -         3         3         -           33         GPIO33         GPIO32         -         -         -         -         3         3         -           34         GPIO33         GPIO33         FSPIHD         SUBSPIHD         SPIIO4         2         1         -           35         GPIO34         GPIO34         FSPICSO         SUBSPICSO         SPIIO5         2         1         -           36         GPIO35         GPIO35         FSPID         SUBSPID         SPIIO6         2         1         -           37         GPIO36         GPIO37         FSPIQ         SUBSPIQ         SPIDO3         2         1         -           38         GP	27	SPIHD	SPIHD	GPIO27	-	-	-	3	3	-
30         SPICLK         SPICLK         GPIO30         -         -         -         -         3         3         -           31         SPIQ         SPIQ         GPIO31         -         -         -         -         3         3         -           32         SPID         SPID         GPIO32         -         -         -         -         3         3         -           33         GPIO33         GPIO33         FSPIHD         SUBSPIHD         SPIIO4         2         1         -           34         GPIO34         GPIO34         FSPICS0         SUBSPICS0         SPIIO5         2         1         -           35         GPIO34         GPIO35         FSPID         SUBSPID         SPIIO6         2         1         -           36         GPIO36         GPIO36         FSPICLK         SUBSPICK         SPIIO7         2         1         -           37         GPIO37         GPIO37         FSPIQ         SUBSPIQ         SPIDQS         2         1         -           38         GPIO38         GPIO38         FSPIWP         SUBSPICS1         -         2         1*         -	28	SPIWP	SPIWP	GPIO28	-	-	-	3	3	-
31         SPIQ         SPIQ         GPIO31         -         -         -         3         3         -           32         SPID         SPID         GPIO32         -         -         -         3         3         -           33         GPIO33         GPIO33         FSPIHD         SUBSPIHD         SPIIO4         2         1         -           34         GPIO34         GPIO34         FSPICS0         SUBSPICS0         SPIIO5         2         1         -           35         GPIO35         GPIO35         FSPID         SUBSPID         SPIIO6         2         1         -           36         GPIO36         GPIO36         FSPICLK         SUBSPICLK         SPIIO7         2         1         -           37         GPIO37         GPIO37         FSPIQ         SUBSPIQ         SPIDQS         2         1         -           38         GPIO38         GPIO38         FSPIWP         SUBSPIWP         -         2         1         -           39         MTCK         MTCK         GPIO39         CLK_OUT3         SUBSPICS1         -         2         1*         -           40         MTDO <td< td=""><td>29</td><td>SPICS0</td><td>SPICS0</td><td>GPIO29</td><td>-</td><td>-</td><td>-</td><td>3</td><td>3</td><td>-</td></td<>	29	SPICS0	SPICS0	GPIO29	-	-	-	3	3	-
32         SPID         SPID         GPIO32         -         -         -         3         3         -           33         GPIO33         GPIO33         FSPIHD         SUBSPIHD         SPIIO4         2         1         -           34         GPIO34         GPIO34         FSPICS0         SUBSPICS0         SPIIO5         2         1         -           35         GPIO35         GPIO35         FSPID         SUBSPID         SPIIO6         2         1         -           36         GPIO36         GPIO36         FSPICLK         SUBSPICLK         SPIIO7         2         1         -           37         GPIO37         GPIO37         FSPIQ         SUBSPIQ         SPIDQS         2         1         -           38         GPIO38         GPIO38         FSPIWP         SUBSPIWP         -         2         1         -           39         MTCK         MTCK         GPIO39         CLK_OUT3         SUBSPICS1         -         2         1*         -           40         MTDO         MTDO         GPIO40         CLK_OUT2         -         -         2         1         -           41         MTDI	30	SPICLK	SPICLK	GPIO30	-	-	-	3	3	-
33         GPIO33         GPIO33         FSPIHD         SUBSPIHD         SPIIO4         2         1         -           34         GPIO34         GPIO34         FSPICSO         SUBSPICSO         SPIIO5         2         1         -           35         GPIO35         GPIO35         FSPID         SUBSPID         SPIIO6         2         1         -           36         GPIO36         GPIO36         FSPICLK         SUBSPICLK         SPIIO7         2         1         -           37         GPIO37         GPIO37         FSPIQ         SUBSPIQ         SPIDQS         2         1         -           38         GPIO38         GPIO38         FSPIWP         SUBSPIWP         -         2         1         -           39         MTCK         MTCK         GPIO39         CLK_OUT3         SUBSPICS1         -         2         1*         -           40         MTDO         MTDO         GPIO40         CLK_OUT2         -         -         2         1         -           41         MTDI         GPIO41         CLK_OUT1         -         -         2         1         -	31	SPIQ	SPIQ	GPIO31	-	-	-	3	3	-
34         GPIO34         GPIO34         FSPICSO         SUBSPICSO         SPIIO5         2         1         -           35         GPIO35         GPIO35         FSPID         SUBSPID         SPIIO6         2         1         -           36         GPIO36         GPIO36         FSPICLK         SUBSPICLK         SPIIO7         2         1         -           37         GPIO37         GPIO37         FSPIQ         SUBSPIQ         SPIDQS         2         1         -           38         GPIO38         GPIO38         FSPIWP         SUBSPIWP         -         2         1         -           39         MTCK         MTCK         GPIO39         CLK_OUT3         SUBSPICS1         -         2         1*         -           40         MTDO         MTDO         GPIO40         CLK_OUT2         -         -         2         1         -           41         MTDI         MTDI         GPIO41         CLK_OUT1         -         -         2         1         -	32	SPID	SPID	GPIO32	-	-	-	3	3	-
35         GPIO35         GPIO35         FSPID         SUBSPID         SPIIO6         2         1         -           36         GPIO36         GPIO36         FSPICLK         SUBSPICLK         SPIIO7         2         1         -           37         GPIO37         GPIO37         FSPIQ         SUBSPIQ         SPIDQS         2         1         -           38         GPIO38         GPIO38         FSPIWP         SUBSPIWP         -         2         1         -           39         MTCK         MTCK         GPIO39         CLK_OUT3         SUBSPICS1         -         2         1*         -           40         MTDO         MTDO         GPIO40         CLK_OUT2         -         -         2         1         -           41         MTDI         MTDI         GPIO41         CLK_OUT1         -         -         2         1         -	33	GPIO33	GPIO33	GPIO33	FSPIHD	SUBSPIHD	SPIIO4	2	1	-
36         GPIO36         GPIO36         FSPICLK         SUBSPICLK         SPIIO7         2         1         -           37         GPIO37         GPIO37         FSPIQ         SUBSPIQ         SPIDQS         2         1         -           38         GPIO38         GPIO38         FSPIWP         SUBSPIWP         -         2         1         -           39         MTCK         MTCK         GPIO39         CLK_OUT3         SUBSPICS1         -         2         1*         -           40         MTDO         MTDO         GPIO40         CLK_OUT2         -         -         2         1         -           41         MTDI         MTDI         GPIO41         CLK_OUT1         -         -         2         1         -	34	GPIO34	GPIO34	GPIO34	FSPICS0	SUBSPICS0	SPIIO5	2	1	-
37         GPIO37         GPIO37         FSPIQ         SUBSPIQ         SPIDQS         2         1         -           38         GPIO38         GPIO38         FSPIWP         SUBSPIWP         -         2         1         -           39         MTCK         MTCK         GPIO39         CLK_OUT3         SUBSPICS1         -         2         1*         -           40         MTDO         MTDO         GPIO40         CLK_OUT2         -         -         2         1         -           41         MTDI         MTDI         GPIO41         CLK_OUT1         -         -         2         1         -	35	GPIO35	GPIO35	GPIO35	FSPID	SUBSPID	SPIIO6	2	1	-
38         GPIO38         GPIO38         FSPIWP         SUBSPIWP         -         2         1         -           39         MTCK         MTCK         GPIO39         CLK_OUT3         SUBSPICS1         -         2         1*         -           40         MTDO         MTDO         GPIO40         CLK_OUT2         -         -         2         1         -           41         MTDI         MTDI         GPIO41         CLK_OUT1         -         -         2         1         -	36	GPIO36	GPIO36	GPIO36	FSPICLK	SUBSPICLK	SPIIO7	2	1	-
39         MTCK         MTCK         GPIO39         CLK_OUT3         SUBSPICS1         -         2         1*         -           40         MTDO         MTDO         GPIO40         CLK_OUT2         -         -         2         1         -           41         MTDI         MTDI         GPIO41         CLK_OUT1         -         -         2         1         -	37	GPIO37	GPIO37	GPIO37	FSPIQ	SUBSPIQ	SPIDQS	2	1	-
40         MTDO         GPIO40         CLK_OUT2         -         -         2         1         -           41         MTDI         MTDI         GPIO41         CLK_OUT1         -         -         2         1         -	38	GPIO38	GPIO38	GPIO38	FSPIWP	SUBSPIWP	-	2	1	-
41 MTDI MTDI GPIO41 CLK_OUT1 2 1 -	39	MTCK	MTCK	GPIO39	CLK_OUT3	SUBSPICS1	-	2	1*	-
	40	MTDO	MTDO	GPIO40	CLK_OUT2	-	-	2	1	-
42 MTMS MTMS GPIO42 2 1 -	41	MTDI	MTDI	GPIO41	CLK_OUT1	-	-	2	1	-
	42	MTMS	MTMS	GPIO42	-	-	-	2	1	-

GPIO	Pin Name	Function 0	Function 1	Function 2	Function 3	Function 4	DRV	RST	Notes
43	U0TXD	U0TXD	GPIO43	CLK_OUT1	-	-	2	4	-
44	U0RXD	U0RXD	GPIO44	CLK_OUT2	-	-	2	3	-
45	GPIO45	GPIO45	GPIO45	-	-	-	2	2	-
46	GPIO46	GPIO46	GPIO46	-	-	-	2	2	-
47	SPICLK_P	SPICLK_DIFF	GPIO47	SUBSPICLK_P_DIFF	-	-	2	1	-
48	SPICLK_N	SPICLK_DIFF	GPIO48	SUBSPICLK_N_DIFF	-	-	2	1	-

#### **Drive Strength**

"DRV" column shows the drive strength of each pin after reset:

- $\mathbf{0}$  Drive current =  $\sim$ 5 mA
- 1 Drive current = ~10 mA
- 2 Drive current = ~20 mA
- 3 Drive current = ~40 mA

#### **Reset Configurations**

"RST" column shows the default configuration of each pin after reset:

- $\mathbf{0}$  IE = 0 (input disabled)
- **1** IE = 1 (input enabled)
- 2 IE = 1, WPD = 1 (input enabled, pull-down resistor enabled)
- 3 IE = 1, WPU = 1 (input enabled, pull-up resistor enabled)
- 4 OE = 1, WPU = 1 (output enabled, pull-up resistor enabled)
- 1\* If EFUSE\_DIS\_JTAG = 1, the pin MTCK is left floating after reset, i.e. IE = 1. If EFUSE\_DIS\_JTAG = 0, the pin MTCK is connected to internal pull-up resistor, i.e. IE = 1, WPU = 1.

### Note:

• R - Pin has RTC/analog functions via RTC IO MUX.

Please refer to Appendix A – ESP32-S3 Pin Lists in ESP32-S3 Datasheet for more details.

## 3.14 RTC IO MUX Pin List

Table 3-4 shows the RTC pins, their corresponding GPIO pins and RTC functions.

Table 3-4. RTC Functions of RTC IO MUX Pins

DTC CDIO Num	CDIO Num	Din Nama	RTC Function								
RTC GPIO Num	GPIO Num	Pin Name	0	1	2	3					
0	0	GPIO0	RTC_GPI00	-	-	sar_i2c_scl_0ª					
1	1	GPIO1	RTC_GPIO1	-	-	sar_i2c_sda_0ª					
2	2	GPIO2	RTC_GPIO2	-	-	sar_i2c_scl_1ª					
3	3	GPIO3	RTC_GPIO3	-	-	sar_i2c_sda_1ª					

Cont'd on next page

**RTC Function** RTC GPIO Num **GPIO Num** Pin Name 2 GPIO4 RTC\_GPIO4 5 5 GPIO5 RTC\_GPIO5 6 6 GPIO6 RTC\_GPI06 7 7 GPIO7 RTC GPIO7 8 8 GPIO8 RTC\_GPI08 9 9 GPIO9 RTC\_GPIO9 10 10 GPIO10 RTC GPIO10 11 11 GPIO11 RTC\_GPIO11 -12 12 **GPIO12** RTC\_GPIO12 13 13 RTC\_GPIO13 **GPIO13** 14 14 GPIO14 RTC\_GPIO14 15 15 XTAL\_32K\_P RTC\_GPIO15 16 16 XTAL\_32K\_N RTC\_GPIO16 17 17 **GPIO17** RTC\_GPIO17 18 18 **GPIO18** RTC\_GPIO18 19 19 **GPIO19** RTC\_GPIO19 20 20 GPIO20 RTC\_GPIO20 21 21 GPIO21 RTC\_GPIO21

Table 3-4 - cont'd from previous page

Table 3-5 shows the RTC pins, their corresponding GPIO pins and analog functions.

**Analog Function** 

Table 3-5. Analog Functions of RTC IO MUX Pins

DTC CDIO Num	CDIO Num	Din Nome	raeg r anotien							
RTC GPIO Num	GPIO Num	Pin Name	0	1						
0	0	GPIO0	-	-						
1	1	GPIO1	TOUCH1	ADC1_CH0						
2	2	GPIO2	TOUCH2	ADC1_CH1						
3	3	GPIO3	TOUCH3	ADC1_CH2						
4	4	GPIO4	TOUCH4	ADC1_CH3						
5	5	GPIO5	TOUCH5	ADC1_CH4						
6	6	GPIO6	TOUCH6	ADC1_CH5						
7	7	GPIO7	TOUCH7	ADC1_CH6						
8	8	GPIO8	TOUCH8	ADC1_CH7						
9	9	GPIO9	TOUCH9	ADC1_CH8						
10	10	GPIO10	TOUCH10	ADC1_CH9						
11	11	GPIO11	TOUCH11	ADC2_CH0						
12	12	GPIO12	TOUCH12	ADC2_CH1						
13	13	GPIO13	TOUCH13	ADC2_CH2						
14	14	GPIO14	TOUCH14	ADC2_CH3						

<sup>&</sup>lt;sup>a</sup> For more information on the configuration of sar\_i2c\_xx, see Section RTC I2C Controller in Chapter 11 ULP Coprocessor (ULP-FSM, ULP-RISC-V) [to be added later].

RTC GPIO Num	CDIO Num	Pin Name	Analog Function						
NIC GPIO Nulli	GPIO Nulli	Fill Name	0	1					
15	15	XTAL_32K_P	XTAL_32K_P	ADC2_CH4					
16	16	XTAL_32K_N	XTAL_32K_N	ADC2_CH5					
17	17	GPIO17	-	ADC2_CH6					
18	18	GPIO18	-	ADC2_CH7					
19	19	GPIO19	USB_D-	ADC2_CH8					
20	20	GPIO20	USB_D+	ADC2_CH9					
21	21	GPIO21	-	-					

#### **Register Summary** 3.15

## 3.15.1 GPIO Matrix Register Summary

The addresses in this section are relative to the GPIO base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Address	Access
GPIO Configuration Registers			
GPIO_BT_SELECT_REG	GPIO bit select register	0x0000	R/W
GPIO_OUT_REG	GPIO0 ~ 31 output register	0x0004	R/W
GPIO_OUT_W1TS_REG	GPIO0 ~ 31 output bit set register	0x0008	WO
GPIO_OUT_W1TC_REG	GPIO0 ~ 31 output bit clear register	0x000C	WO
GPIO_OUT1_REG	GPIO32 ~ 48 output register	0x0010	R/W
GPIO_OUT1_W1TS_REG	GPIO32 ~ 48 output bit set register	0x0014	WO
GPIO_OUT1_W1TC_REG	GPIO32 ~ 48 output bit clear register	0x0018	WO
GPIO_SDIO_SELECT_REG	GPIO SDIO selection register	0x001C	R/W
GPIO_ENABLE_REG	GPIO0 ~ 31 output enable register	0x0020	R/W
GPIO_ENABLE_W1TS_REG	GPIO0 ~ 31 output enable bit set register	0x0024	WO
GPIO_ENABLE_W1TC_REG	GPIO0 ~ 31 output enable bit clear register	0x0028	WO
GPIO_ENABLE1_REG	GPIO32 ~ 48 output enable register	0x002C	R/W
GPIO_ENABLE1_W1TS_REG	GPIO32 ~ 48 output enable bit set register	0x0030	WO
GPIO_ENABLE1_W1TC_REG	GPIO32 ~ 48 output enable bit clear register	0x0034	WO
GPIO_STRAP_REG	Strapping pin value register	0x0038	RO
GPIO_IN_REG	GPIO0 ~ 31 input register	0x003C	RO
GPIO_IN1_REG	GPIO32 ~ 48 input register	0x0040	RO
GPIO_PINO_REG	Configuration for GPIO pin 0	0x0074	R/W
GPIO_PIN1_REG	Configuration for GPIO pin 1	0x0078	R/W
GPIO_PIN2_REG	Configuration for GPIO pin 2	0x007C	R/W
GPIO_PIN46_REG	Configuration for GPIO pin 46	0x012C	R/W
GPIO_PIN47_REG	Configuration for GPIO pin 47	0x0130	R/W
GPIO_PIN48_REG	Configuration for GPIO pin 48	0x0134	R/W
GPIO_FUNCO_IN_SEL_CFG_REG	Peripheral function 0 input selection register	0x0154	R/W
GPIO_FUNC1_IN_SEL_CFG_REG	Peripheral function 1 input selection register	0x0158	R/W

### 3.15.2 IO MUX Register Summary

The addresses in this section are relative to the IO MUX base address provided in Table 1-4 in Chapter 1 *System and Memory*.

Name	Description	Address	Access
IO_MUX_PIN_CTRL	Clock output configuration register	0x0000	R/W
IO_MUX_GPIO0_REG	Configuration register for pin GPIO0	0x0004	R/W
IO_MUX_GPIO1_REG	Configuration register for pin GPIO1	0x0008	R/W
IO_MUX_GPIO2_REG	Configuration register for pin GPIO2	0x000C	R/W
IO_MUX_GPIO3_REG	Configuration register for pin GPIO3	0x0010	R/W
IO_MUX_GPIO4_REG	Configuration register for pin GPIO4	0x0014	R/W

## 3.15.3 SDM Output Register Summary

The addresses in this section are relative to (GPIO base address provided in Table 1-4 in Chapter 1 *System and Memory* + 0x0F00).

Name	Description	Address	Access
Configuration Registers			
GPIO_SIGMADELTAO_REG	Duty Cycle Configure Register of SDM0	0x0000	R/W
GPIO_SIGMADELTA1_REG	Duty Cycle Configure Register of SDM1	0x0004	R/W
GPIO_SIGMADELTA2_REG	Duty Cycle Configure Register of SDM2	0x0008	R/W
GPIO_SIGMADELTA3_REG	Duty Cycle Configure Register of SDM3	0x000C	R/W
GPIO_SIGMADELTA4_REG	Duty Cycle Configure Register of SDM4	0x0010	R/W
GPIO_SIGMADELTA5_REG	Duty Cycle Configure Register of SDM5	0x0014	R/W
GPIO_SIGMADELTA6_REG	Duty Cycle Configure Register of SDM6	0x0018	R/W
GPIO_SIGMADELTA7_REG	Duty Cycle Configure Register of SDM7	0x001C	R/W
GPIO_SIGMADELTA_CG_REG	Clock Gating Configure Register	0x0020	R/W
GPIO_SIGMADELTA_MISC_REG	MISC Register	0x0024	R/W
GPIO_SIGMADELTA_VERSION_REG	Version Control Register	0x0028	R/W

## 3.15.4 RTC IO MUX Register Summary

The addresses in this section are relative to (Low-Power Management base address provided in Table 1-4 in Chapter 1 *System and Memory* + 0x0400).


Name	Description	Address	Access	
GPIO configuration/data registers				
RTC_GPIO_OUT_REG	RTC GPIO output register	0x0000	R/W	
RTC_GPIO_OUT_W1TS_REG	RTC GPIO output bit set register	0x0004	WO	
RTC_GPIO_OUT_W1TC_REG	RTC GPIO output bit clear register	0x0008	WO	
RTC_GPIO_ENABLE_REG	RTC GPIO output enable register	0x000C	R/W	
RTC_GPIO_ENABLE_W1TS_REG	RTC GPIO output enable bit set register	0x0010	WO	
RTC_GPIO_ENABLE_W1TC_REG	RTC GPIO output enable bit clear register	0x0014	WO	
RTC_GPIO_STATUS_REG	RTC GPIO interrupt status register	0x0018	R/W	
RTC_GPIO_STATUS_W1TS_REG	RTC GPIO interrupt status bit set register	0x001C	WO	
RTC_GPIO_STATUS_W1TC_REG	RTC GPIO interrupt status bit clear register	0x0020	WO	
RTC_GPIO_IN_REG	RTC GPIO input register	0x0024	RO	
RTC_GPIO_PINO_REG	RTC configuration for pin 0	0x0028	R/W	
RTC_GPIO_PIN1_REG	RTC configuration for pin 1	0x002C	R/W	
RTC_GPIO_PIN2_REG	RTC configuration for pin 2	0x0030	R/W	
RTC_GPIO_PIN3_REG	RTC configuration for pin 3	0x0034	R/W	
RTC_GPIO_PIN4_REG	RTC configuration for pin 4	0x0038	R/W	
RTC_GPIO_PIN5_REG	RTC configuration for pin 5	0x003C	R/W	
RTC_GPIO_PIN6_REG	RTC configuration for pin 6	0x0040	R/W	
RTC_GPIO_PIN7_REG	RTC configuration for pin 7	0x0044	R/W	
RTC_GPIO_PIN8_REG	RTC configuration for pin 8	0x0048	R/W	
RTC_GPIO_PIN9_REG	RTC configuration for pin 9	0x004C	R/W	

Name	Description	Address	Access
RTC_GPIO_PIN10_REG	RTC configuration for pin 10	0x0050	R/W
RTC_GPIO_PIN11_REG	RTC configuration for pin 11	0x0054	R/W
RTC_GPIO_PIN12_REG	RTC configuration for pin 12	0x0058	R/W
RTC_GPIO_PIN13_REG	RTC configuration for pin 13	0x005C	R/W
RTC_GPIO_PIN14_REG	RTC configuration for pin 14	0x0060	R/W
RTC_GPIO_PIN15_REG	RTC configuration for pin 15	0x0064	R/W
RTC_GPIO_PIN16_REG	RTC configuration for pin 16	0x0068	R/W
RTC_GPIO_PIN17_REG	RTC configuration for pin 17	0x006C	R/W
RTC_GPIO_PIN18_REG	RTC configuration for pin 18	0x0070	R/W
RTC_GPIO_PIN19_REG	RTC configuration for pin 19	0x0074	R/W
RTC_GPIO_PIN20_REG	RTC configuration for pin 20	0x0078	R/W
RTC_GPIO_PIN21_REG	RTC configuration for pin 21	0x007C	R/W
GPIO RTC function configuration regist	ers		
RTC_IO_TOUCH_PADO_REG	Touch pin 0 configuration register	0x0084	R/W
RTC_IO_TOUCH_PAD1_REG	Touch pin 1 configuration register	0x0088	R/W
RTC_IO_TOUCH_PAD2_REG	Touch pin 2 configuration register	0x008C	R/W
RTC_IO_TOUCH_PAD3_REG	Touch pin 3 configuration register	0x0090	R/W
RTC_IO_TOUCH_PAD4_REG	Touch pin 4 configuration register	0x0094	R/W
RTC_IO_TOUCH_PAD5_REG	Touch pin 5 configuration register	0x0098	R/W
RTC_IO_TOUCH_PAD6_REG	Touch pin 6 configuration register	0x009C	R/W
RTC_IO_TOUCH_PAD7_REG	Touch pin 7 configuration register	0x00A0	R/W
RTC_IO_TOUCH_PAD8_REG	Touch pin 8 configuration register	0x00A4	R/W
RTC_IO_TOUCH_PAD9_REG	Touch pin 9 configuration register	0x00A8	R/W
RTC_IO_TOUCH_PAD10_REG	Touch pin 10 configuration register	0x00AC	R/W
RTC_IO_TOUCH_PAD11_REG	Touch pin 11 configuration register	0x00B0	R/W
RTC_IO_TOUCH_PAD12_REG	Touch pin 12 configuration register	0x00B4	R/W
RTC_IO_TOUCH_PAD13_REG	Touch pin 13 configuration register	0x00B8	R/W
RTC_IO_TOUCH_PAD14_REG	Touch pin 14 configuration register	0x00BC	R/W
RTC_IO_XTAL_32P_PAD_REG	32 kHz crystal P-pin configuration register	0x00C0	R/W
RTC_IO_XTAL_32N_PAD_REG	32 kHz crystal N-pin configuration register	0x00C4	R/W
RTC_IO_RTC_PAD17_REG	RTC pin 17 configuration register	0x00C8	R/W
RTC_IO_RTC_PAD18_REG	RTC pin 18 configuration register	0x00CC	R/W
RTC_IO_RTC_PAD19_REG	RTC pin 19 configuration register	0x00D0	R/W
RTC_IO_RTC_PAD20_REG	RTC pin 20 configuration register	0x00D4	R/W
RTC_IO_RTC_PAD21_REG	RTC pin 21 configuration register	0x00D8	R/W
RTC_IO_XTL_EXT_CTR_REG	Crystal power down enable GPIO source	0x00E0	R/W
RTC_IO_SAR_I2C_IO_REG	RTC I2C pin selection	0x00E4	R/W
Version Register			
RTC_IO_DATE_REG	Version control register	0x01FC	R/W

# 3.16 Registers

### 3.16.1 GPIO Matrix Registers

Register 3.1. GPIO\_BT\_SELECT\_REG (0x0000)




**GPIO\_OUT\_DATA\_ORIG** GPIO0  $\sim$  21 and GPIO26  $\sim$  31 output values in simple GPIO output mode. The values of bit0  $\sim$  bit21 correspond to the output values of GPIO0  $\sim$  21, and bit26  $\sim$  bit31 to GPIO26  $\sim$  31. Bit22  $\sim$  bit25 are invalid. (R/W)

Register 3.3. GPIO\_OUT\_W1TS\_REG (0x0008)




**GPIO\_OUT\_W1TS** GPIO0 ~ 31 output set register. If the value 1 is written to a bit here, the corresponding bit in GPIO\_OUT\_REG will be set to 1. Recommended operation: use this register to set GPIO\_OUT\_REG. (WO)

Register 3.4. GPIO\_OUT\_W1TC\_REG (0x000C)



GPIO\_OUT\_W1TC GPIO0 ~ 31 output clear register. If the value 1 is written to a bit here, the corresponding bit in GPIO\_OUT\_REG will be cleared. Recommended operation: use this register to clear GPIO\_OUT\_REG. (WO)

Register 3.5. GPIO\_OUT1\_REG (0x0010)



GPIO\_OUT1\_DATA\_ORIG GPIO32 ~ 48 output value in simple GPIO output mode. The values of bit0 ~ bit16 correspond to GPIO32 ~ GPIO48. Bit17 ~ bit21 are invalid. (R/W)

Register 3.6. GPIO\_OUT1\_W1TS\_REG (0x0014)




GPIO\_OUT1\_W1TS GPIO32 ~ 48 output value set register. If the value 1 is written to a bit here, the corresponding bit in GPIO\_OUT1\_REG will be set to 1. Recommended operation: use this register to set GPIO\_OUT1\_REG. (WO)

Register 3.7. GPIO\_OUT1\_W1TC\_REG (0x0018)



GPIO\_OUT1\_W1TC GPIO32 ~ 48 output value clear register. If the value 1 is written to a bit here, the corresponding bit in GPIO\_OUT1\_REG will be cleared. Recommended operation: use this register to clear GPIO\_OUT1\_REG. (WO)

Register 3.8. GPIO\_SDIO\_SELECT\_REG (0x001C)



GPIO\_SDIO\_SEL Reserved (R/W)

Register 3.9. GPIO\_ENABLE\_REG (0x0020)



GPIO\_ENABLE\_DATA GPIO0~31 output enable register. (R/W)

Register 3.10. GPIO\_ENABLE\_W1TS\_REG (0x0024)



GPIO\_ENABLE\_W1TS GPIO0 ~ 31 output enable set register. If the value 1 is written to a bit here, the corresponding bit in GPIO\_ENABLE\_REG will be set to 1. Recommended operation: use this register to set GPIO\_ENABLE\_REG. (WO)

Register 3.11. GPIO\_ENABLE\_W1TC\_REG (0x0028)




GPIO\_ENABLE\_W1TC GPIO0 ~ 31 output enable clear register. If the value 1 is written to a bit here, the corresponding bit in GPIO\_ENABLE\_REG will be cleared. Recommended operation: use this register to clear GPIO\_ENABLE\_REG. (WO)

Register 3.12. GPIO\_ENABLE1\_REG (0x002C)



GPIO\_ENABLE1\_DATA GPIO32 ~ 48 output enable register. (R/W)

Register 3.13. GPIO\_ENABLE1\_W1TS\_REG (0x0030)




GPIO\_ENABLE1\_W1TS GPIO32 ~ 48 output enable set register. If the value 1 is written to a bit here, the corresponding bit in GPIO\_ENABLE1\_REG will be set to 1. Recommended operation: use this register to set GPIO\_ENABLE1\_REG. (WO)

Register 3.14. GPIO\_ENABLE1\_W1TC\_REG (0x0034)




GPIO\_ENABLE1\_W1TC GPIO32 ~ 48 output enable clear register. If the value 1 is written to a bit here, the corresponding bit in GPIO\_ENABLE1\_REG will be cleared. Recommended operation: use this register to clear GPIO\_ENABLE1\_REG. (WO)

Register 3.15. GPIO\_STRAP\_REG (0x0038)



GPIO\_STRAPPING GPIO strapping values: bit5 ~ bit2 correspond to stripping pins GPIO3, GPIO45, GPIO0, and GPIO46 respectively. (RO)



**GPIO\_IN\_DATA\_NEXT** GPIO0 ~ 31 input value. Each bit represents a pin input value, 1 for high level and 0 for low level. (RO)

Register 3.17. GPIO\_IN1\_REG (0x0040)




GPIO\_IN\_DATA1\_NEXT GPIO32 ~ 48 input value. Each bit represents a pin input value. (RO)

GRO DEN MAKEUR FLANKLER Jenn Jun Start Start Blogs RODING STREET STREETS 2 and Jaw Jac Hauff ENO PHY COMIC 31 18 17 11 10 0 0x0 0 0 0 0 0x0 0x0 0 0x0 0 0x0 0 Reset

Register 3.18. GPIO\_PINn\_REG (n: 0-48) (0x0074+0x4\*n)


- **GPIO\_PIN**\_**SYNC2\_BYPASS** For the second stage synchronization, GPIO input data can be synchronized on either edge of the APB clock. 0: no synchronization; 1: synchronized on falling edge; 2 and 3: synchronized on rising edge. (R/W)
- GPIO\_PINn\_PAD\_DRIVER Pin driver selection. 0: normal output; 1: open drain output. (R/W)
- **GPIO\_PIN**<sup>n</sup>\_**SYNC1\_BYPASS** For the first stage synchronization, GPIO input data can be synchronized on either edge of the APB clock. 0: no synchronization; 1: synchronized on falling edge; 2 and 3: synchronized on rising edge. (R/W)
- **GPIO\_PIN**<sub>1</sub>**INT\_TYPE** Interrupt type selection. 0: GPIO interrupt disabled; 1: rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger; 5: high level trigger. (R/W)
- **GPIO\_PIN**n\_**WAKEUP\_ENABLE** GPIO wake-up enable bit, only wakes up the CPU from Light-sleep. (R/W)
- GPIO PINn CONFIG Reserved (R/W)
- **GPIO\_PIN**<sup>n</sup>\_**INT\_ENA** Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU non-maskable interrupt enabled. (R/W)

Register 3.19. GPIO\_FUNCy\_IN\_SEL\_CFG\_REG (y: 0-255) (0x0154+0x4\*y)



- **GPIO\_FUNC***y\_***IN\_SEL** Selection control for peripheral input signal *Y*, selects a pin from the 48 GPIO matrix pins to connect this input signal. Or selects 0x38 for a constantly high input or 0x3C for a constantly low input. (R/W)
- GPIO\_FUNCy\_IN\_INV\_SEL 1: Invert the input value; 0: Do not invert the input value. (R/W)
- **GPIO\_SIG**y\_**IN\_SEL** Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect signals directly to peripheral configured in IO MUX. (R/W)

Register 3.20. GPIO FUNCX OUT SEL CFG REG (x: 0-48) (0x0554+0x4\*x)




GPIO\_FUNCx\_OUT\_SEL Selection control for GPIO output X. If a value Y (0<=Y<256) is written to this field, the peripheral output signal Y will be connected to GPIO output X. If a value 256 is written to this field, bit X of GPIO\_OUT\_REG/GPIO\_OUT1\_REG and GPIO\_ENABLE\_REG/GPIO\_ENABLE1\_REG will be selected as the output value and output enable. (R/W)

GPIO\_FUNCx\_OUT\_INV\_SEL 0: Do not invert the output value; 1: Invert the output value. (R/W)

GPIO\_FUNCx\_OEN\_SEL 0: Use output enable signal from peripheral; 1: Force the output enable signal to be sourced from GPIO\_ENABLE\_REG[x]. (R/W)


GPIO\_FUNC\_OEN\_INV\_SEL 0: Do not invert the output enable signal; 1: Invert the output enable signal. (R/W)

Register 3.21. GPIO\_CLOCK\_GATE\_REG (0x062C)




GPIO\_CLK\_EN Clock gating enable bit. If set to 1, the clock is free running. (R/W)

Register 3.22. GPIO STATUS REG (0x0044)



**GPIO\_STATUS\_INTERRUPT** GPIO0 ~ 31 interrupt status register. (R/W)



GPIO\_STATUS1\_INTERRUPT GPIO32 ~ 48 interrupt status register. (R/W)

Register 3.24. GPIO\_PCPU\_INT\_REG (0x005C)



**GPIO\_PROCPU\_INT** GPIO0 ~ 31 PRO\_CPU interrupt status. This interrupt status is corresponding to the bit in GPIO\_STATUS\_REG when assert (high) enable signal (bit13 of GPIO\_PINn\_REG). (RO)

Register 3.25. GPIO\_PCPU\_NMI\_INT\_REG (0x0060)




**GPIO\_PROCPU\_NMI\_INT** GPIO0 ~ 31 PRO\_CPU non-maskable interrupt status. This interrupt status is corresponding to the bit in GPIO\_STATUS\_REG when assert (high) enable signal (bit 14 of GPIO\_PINn\_REG). (RO)




**GPIO\_PROCPU1\_INT** GPIO32 ~ 48 PRO\_CPU interrupt status. This interrupt status is corresponding to the bit in GPIO\_STATUS1\_REG when assert (high) enable signal (bit 13 of GPIO\_PINn\_REG). (RO)

Register 3.27. GPIO\_PCPU\_NMI\_INT1\_REG (0x006C)



**GPIO\_PROCPU\_NMI1\_INT** GPIO32 ~ 48 PRO\_CPU non-maskable interrupt status. This interrupt status is corresponding to bit in GPIO\_STATUS1\_REG when assert (high) enable signal (bit 14 of GPIO\_PINn\_REG). (RO)

Register 3.28. GPIO\_STATUS\_W1TS\_REG (0x0048)



**GPIO\_STATUS\_W1TS** GPIO0 ~ 31 interrupt status set register. If the value 1 is written to a bit here, the corresponding bit in GPIO\_STATUS\_INTERRUPT will be set to 1. Recommended operation: use this register to set GPIO\_STATUS\_INTERRUPT. (WO)

Register 3.29. GPIO\_STATUS\_W1TC\_REG (0x004C)



GPIO\_STATUS\_W1TC GPIO0 ~ 31 interrupt status clear register. If the value 1 is written to a bit here, the corresponding bit in GPIO STATUS INTERRUPT will be cleared. Recommended operation: use this register to clear GPIO\_STATUS\_INTERRUPT. (WO)

Register 3.30. GPIO\_STATUS1\_W1TS\_REG (0x0054)




**GPIO\_STATUS1\_W1TS** GPIO32 ~ 48 interrupt status set register. If the value 1 is written to a bit here, the corresponding bit in GPIO\_STATUS1\_REG will be set to 1. Recommended operation: use this register to set GPIO\_STATUS1\_REG. (WO)

Register 3.31. GPIO\_STATUS1\_W1TC\_REG (0x0058)



GPIO\_STATUS1\_W1TC GPIO32 ~ 48 interrupt status clear register. If the value 1 is written to a bit here, the corresponding bit in GPIO\_STATUS1\_REG will be cleared. Recommended operation: use this register to clear GPIO\_STATUS1\_REG. (WO)

Register 3.32. GPIO\_STATUS\_NEXT\_REG (0x014C)



GPIO\_STATUS\_INTERRUPT\_NEXT Interrupt source signal of GPIO0 ~ 31, could be rising edge interrupt, falling edge interrupt, level sensitive interrupt and any edge interrupt. (RO)

Register 3.33. GPIO\_STATUS\_NEXT1\_REG (0x0150)



GPIO\_STATUS1\_INTERRUPT\_NEXT Interrupt source signal of GPIO32 ~ 48. (RO)


Register 3.34. GPIO\_DATE\_REG (0x06FC)



GPIO\_DATE Version control register (R/W)

### 3.16.2 IO MUX Registers

Register 3.35. IO\_MUX\_PIN\_CTRL (0x0000)



IO\_MUX\_PIN\_CTRL\_CLKx If you want to output clock for I2S0 to:

CLK\_OUT1 then set IO\_MUX\_PIN\_CTRL\_CLK1 = 0x0

CLK\_OUT2 then set IO\_MUX\_PIN\_CTRL\_CLK2 = 0x0;

CLK\_OUT3 then set IO\_MUX\_PIN\_CTRL\_CLK3 = 0x0.

If you want to output clock for I2S1 to:

CLK\_OUT1 then set IO\_MUX\_PIN\_CTRL\_CLK1 = 0xF

CLK\_OUT2 then set IO\_MUX\_PIN\_CTRL\_CLK2 = 0xF;

CLK\_OUT3 then set IO\_MUX\_PIN\_CTRL\_CLK3 = 0xF.

#### Note:

Only the above mentioned combinations of clock source and clock output pins are possible.

The CLK\_OUT1 ~ 3 can be found in IO\_MUX Pin Function List.


- IO\_MUX\_SWITCH\_PRT\_NUM GPIO pin power switch delay, delay unit is one APB clock.
- IO\_MUX\_PAD\_POWER\_CTRL Select power voltage for GPIO33 ~ 37. 1: select VDD\_SPI 1.8 V; 0: select VDD3P3\_CPU 3.3 V.

								\	(RESOT	<sub>lod</sub> l								ting	FILTER O.N.		MOD SEL	5 <sup>+</sup> S	4Z)	1 the	W ARY	'n	nt.	NO MAN	winth?	PRINTED	MEST OF
3	1															16	15	14		12	11 10	9	8	7	6 5	4	3	2	1	0	
C	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0		0x0		0x2	0	0	0	00	0	0	0	0	0	Reset

- **IO\_MUX\_MCU\_OE** Output enable of the pin in sleep mode. 1: Output enabled; 0: Output disabled. (R/W)
- IO\_MUX\_SLP\_SEL Sleep mode selection of this pin. Set to 1 to put the pin in sleep mode. (R/W)
- **IO\_MUX\_MCU\_WPD** Pull-down enable of the pin during sleep mode. 1: Internal pull-down enabled; 0: Internal pull-down disabled. (R/W)
- **IO\_MUX\_MCU\_WPU** Pull-up enable of the pin during sleep mode. 1: Internal pull-up enabled; 0: Internal pull-up disabled.
- IO\_MUX\_MCU\_IE Input enable of the pin during sleep mode. 1: Input enabled; 0: Input disabled. (R/W)
- IO\_MUX\_FUN\_WPD Pull-down enable of the pin. 1: Pull-down enabled; 0: Pull-down disabled. (R/W)
- IO\_MUX\_FUN\_WPU Pull-up enable of the pin. 1: Internal pull-up enabled; 0: Internal pull-up disabled. (R/W)
- IO\_MUX\_FUN\_IE Input enable of the pin. 1: Input enabled; 0: Input disabled. (R/W)
- IO\_MUX\_FUN\_DRV Select the drive strength of the pin. 0: ~5 mA: 1: ~10 mA: 2: ~20 mA; 3: ~40 mA. (R/W)
- IO\_MUX\_MCU\_SEL Select IO MUX function for this signal. 0: Select Function 0; 1: Select Function 1, etc. (R/W)
- IO\_MUX\_FILTER\_EN Enable filter for pin input signals. 1: Filter enabled; 2: Filter disabled. (R/W)

### 3.16.3 SDM Output Registers


Register 3.37. GPIO\_SIGMADELTAn\_REG (n: 0-7) (0x0000+4\*n)



GPIO\_SDn\_IN This field is used to configure the duty cycle of sigma delta modulation output. (R/W)


GPIO\_SDn\_PRESCALE This field is used to set a divider value to divide APB clock. (R/W)

Register 3.38. GPIO\_SIGMADELTA\_CG\_REG (0x0020)




GPIO\_SD\_CLK\_EN Clock enable bit of configuration registers for sigma delta modulation. (R/W)

Register 3.39. GPIO\_SIGMADELTA\_MISC\_REG (0x0024)



GPIO\_FUNCTION\_CLK\_EN Clock enable bit of sigma delta modulation. (R/W)

GPIO\_SPI\_SWAP Reserved. (R/W)



GPIO\_SD\_DATE Version control register. (R/W)

### 3.16.4 RTC IO MUX Registers

Register 3.41. RTC\_GPIO\_OUT\_REG (0x0000)




RTC\_GPIO\_OUT\_DATA GPIO0 ~ 21 output register. Bit10 corresponds to GPIO0, bit11 corresponds to GPIO1, etc. (R/W)

Register 3.42. RTC\_GPIO\_OUT\_W1TS\_REG (0x0004)




RTC\_GPIO\_OUT\_DATA\_W1TS GPIO0 ~ 21 output set register. If the value 1 is written to a bit here, the corresponding bit in RTC\_GPIO\_OUT\_REG will be set to 1. Recommended operation: use this register to set RTC\_GPIO\_OUT\_REG. (WO)

Register 3.43. RTC\_GPIO\_OUT\_W1TC\_REG (0x0008)




RTC\_GPIO\_OUT\_DATA\_W1TC GPIO0 ~ 21 output clear register. If the value 1 is written to a bit here, the corresponding bit in RTC\_GPIO\_OUT\_REG will be cleared. Recommended operation: use this register to clear RTC\_GPIO\_OUT\_REG. (WO)

Register 3.44. RTC\_GPIO\_ENABLE\_REG (0x000C)




RTC\_GPIO\_ENABLE GPIO0 ~ 21 output enable. Bit10 corresponds to GPIO0, bit11 corresponds to GPIO1, etc. If the bit is set to 1, it means this GPIO pin is output. (R/W)

Register 3.45. RTC\_GPIO\_ENABLE\_W1TS\_REG (0x0010)



RTC\_GPIO\_ENABLE\_W1TS GPIO0 ~ 21 output enable set register. If the value 1 is written to a bit here, the corresponding bit in RTC\_GPIO\_ENABLE\_REG will be set to 1. Recommended operation: use this register to set RTC\_GPIO\_ENABLE\_REG. (WO)

Register 3.46. RTC\_GPIO\_ENABLE\_W1TC\_REG (0x0014)



RTC\_GPIO\_ENABLE\_W1TC GPIO0 ~ 21 output enable clear register. If the value 1 is written to a bit here, the corresponding bit in RTC\_GPIO\_ENABLE\_REG will be cleared. Recommended operation: use this register to clear RTC\_GPIO\_ENABLE\_REG. (WO)

Register 3.47. RTC\_GPIO\_STATUS\_REG (0x0018)




RTC\_GPIO\_STATUS\_INT GPIO0 ~ 21 interrupt status register. Bit10 corresponds to GPIO0, bit11 corresponds to GPIO1, etc. This register should be used together with RTC\_GPIO\_PINn\_INT\_TYPE in RTC\_GPIO\_PINn\_REG. 0: no interrupt; 1: corresponding interrupt. (R/W)

Register 3.48. RTC\_GPIO\_STATUS\_W1TS\_REG (0x001C)



RTC\_GPIO\_STATUS\_INT\_W1TS GPIO0 ~ 21 interrupt set register. If the value 1 is written to a bit here, the corresponding bit in RTC\_GPIO\_STATUS\_INT will be set to 1. Recommended operation: use this register to set RTC\_GPIO\_STATUS\_INT. (WO)




RTC\_GPIO\_STATUS\_INT\_W1TC GPIO0 ~ 21 interrupt clear register. If the value 1 is written to a bit here, the corresponding bit in RTC\_GPIO\_STATUS\_INT will be cleared. Recommended operation: use this register to clear RTC\_GPIO\_STATUS\_INT. (WO)

Register 3.50. RTC\_GPIO\_IN\_REG (0x0024)



RTC\_GPIO\_IN\_NEXT GPIO0 ~ 21 input value. Bit10 corresponds to GPIO0, bit11 corresponds to GPIO1, etc. Each bit represents a pin input value, 1 for high level, and 0 for low level. (RO)

Register 3.51. RTC\_GPIO\_PINn\_REG (n: 0-21) (0x0028+0x4\*n)



RTC\_GPIO\_PINn\_PAD\_DRIVER Pin driver selection. 0: normal output; 1: open drain. (R/W)

RTC\_GPIO\_PINn\_INT\_TYPE GPIO interrupt type selection. 0: GPIO interrupt disabled; 1: rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger; 5: high level trigger. (R/W)

RTC\_GPIO\_PINn\_WAKEUP\_ENABLE GPIO wake-up enable. This will only wake up the chip from Light-sleep. (R/W)

Register 3.52. RTC\_IO\_TOUCH\_PADn\_REG (n: 0-14) (0x0084+0x4\*n)

,	WO.	aned C	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	SCY	2) John Rolling				\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	STREAM OF PARTY OF PA						SON P		\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	N. S.	<i>\</i>	<sub>(1</sub> &	gened	Ž,				
	31	30 29	28	27	26 23	22	21	20	19	18 17	16	15	14	13	12											0	
	0	2	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0 Res	set

RTC\_IO\_TOUCH\_PADn\_FUN\_IE Input enable in normal execution. (R/W)

RTC\_IO\_TOUCH\_PADn\_SLP\_OE Output enable in sleep mode. (R/W)

RTC IO TOUCH PADn SLP IE Input enable in sleep mode. (R/W)

RTC\_IO\_TOUCH\_PADn\_SLP\_SEL 0: no sleep mode; 1: enable sleep mode. (R/W)

RTC\_IO\_TOUCH\_PADn\_FUN\_SEL Function selection. (R/W)

RTC\_IO\_TOUCH\_PADn\_MUX\_SEL Connect the RTC pin input or digital pin input. 0 is available, i.e. select digital pin input. (R/W)

RTC\_IO\_TOUCH\_PADn\_XPD Touch sensor power on. (R/W)

RTC\_IO\_TOUCH\_PADn\_TIE\_OPT The tie option of touch sensor. 0: tie low; 1: tie high. (R/W)

RTC\_IO\_TOUCH\_PADn\_START Start touch sensor. (R/W)

RTC\_IO\_TOUCH\_PADn\_RUE Pull-up enable of the pin. 1: internal pull-up enabled; 0: internal pullup disabled. (R/W)

RTC\_IO\_TOUCH\_PADn\_RDE Pull-down enable of the pin. 1: internal pull-down enabled, 0: internal pull-down disabled. (R/W)

RTC\_IO\_TOUCH\_PADn\_DRV Select the drive strength of the pin. 0: ~5 mA: 1: ~10 mA: 2: ~20 mA; 3: ~40 mA. (R/W)

ď	served (	\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	\$ \frac{\lambda}{\lambda}	10 to 30 to	AD STORY	Poly	, us	or de la constitución de la cons	A		Ý,		W to Wat	\$ \$ 0\X	\$10 to \$10.00	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	(0.48/8/8)	* S.	S. C.	.₩			160	graed a	Ŋ					
31	30 29	28	27	26						20	19	18 17	16	15	14	13	12												0	
0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

RTC\_IO\_X32P\_FUN\_IE Input enable in normal execution. (R/W)

RTC\_IO\_X32P\_SLP\_OE Output enable in sleep mode. (R/W)

RTC\_IO\_X32P\_SLP\_IE Input enable in sleep mode. (R/W)

RTC\_IO\_X32P\_SLP\_SEL 1: enable sleep mode; 0: no sleep mode. (R/W)

RTC\_IO\_X32P\_FUN\_SEL Function selection. (R/W)

RTC\_IO\_X32P\_MUX\_SEL 1: use RTC GPIO; 0: use digital GPIO. (R/W)

RTC\_IO\_X32P\_RUE Pull-up enable of the pin. 1: internal pull-up enabled; 0: internal pull-up disabled. (R/W)

RTC\_IO\_X32P\_RDE Pull-down enable of the pin. 1: internal pull-down enabled, 0: internal pull-down disabled. (R/W)

RTC\_IO\_X32P\_DRV Select the drive strength of the pin. 0: ~5 mA: 1: ~10 mA: 2: ~20 mA; 3: ~40 mA. (R/W)

(le	38 18 <sup>8</sup> 410.	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1		10 to 10 10 10 10 10 10 10 10 10 10 10 10 10	400	. Jan 18	y ge	problem of	7		Ý,		MY	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	かったがある。	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	(0, to, to, to, to, to, to, to, to, to, to	4000		*			yo	erec	Ŋ					
31	30 29	28	27	26						20	19	18 17	16	15	14	13	12												0	
0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

RTC\_IO\_X32N\_FUN\_IE Input enable in normal execution. (R/W)

RTC\_IO\_X32N\_SLP\_OE Output enable in sleep mode. (R/W)

RTC\_IO\_X32N\_SLP\_IE Input enable in sleep mode. (R/W)

RTC\_IO\_X32N\_SLP\_SEL 1: enable sleep mode; 0: no sleep mode. (R/W)

RTC\_IO\_X32N\_FUN\_SEL Function selection. (R/W)


RTC\_IO\_X32N\_MUX\_SEL 1: use RTC GPIO; 0: use digital GPIO. (R/W)

RTC\_IO\_X32N\_RUE Pull-up enable of the pin. 1: internal pull-up enabled; 0: internal pull-up disabled. (R/W)

RTC\_IO\_X32N\_RDE Pull-down enable of the pin. 1: internal pull-down enabled, 0: internal pull-down disabled. (R/W)

RTC\_IO\_X32N\_DRV Select the drive strength of the pin. 0: ~5 mA: 1: ~10 mA: 2: ~20 mA; 3: ~40 mA. (R/W)

Register 3.55. RTC IO RTC PADn REG (n: 17-21) (0x00C8, 0x00CC, 0x00D0, 0x00D4, 0x00D8)



RTC IO RTC PADn FUN IE Input enable in normal execution. (R/W)

RTC IO RTC PADn SLP OE Output enable in sleep mode. (R/W)

RTC IO RTC PADn SLP IE Input enable in sleep mode. (R/W)

RTC\_IO\_RTC\_PADn\_SLP\_SEL 1: enable sleep mode; 0: no sleep mode. (R/W)

RTC\_IO\_RTC\_PADn\_FUN\_SEL Function selection. (R/W)


RTC\_IO\_RTC\_PADn\_MUX\_SEL 1: use RTC GPIO; 0: use digital GPIO. (R/W)

RTC\_IO\_RTC\_PADn\_RUE Pull-up enable of the pin. 1: internal pull-up enabled; 0: internal pull-up disabled. (R/W)


RTC\_IO\_RTC\_PADn\_RDE Pull-down enable of the pin. 1: internal pull-down enabled, 0: internal pull-down disabled. (R/W)

RTC\_IO\_RTC\_PADn\_DRV Select the drive strength of the pin. 0: ~5 mA: 1: ~10 mA: 2: ~20 mA; 3: ~40 mA. (R/W)

Register 3.56. RTC\_IO\_XTL\_EXT\_CTR\_REG (0x00E0)




RTC\_IO\_XTL\_EXT\_CTR\_SEL Select the external crystal power down enable source to get into sleep mode. 0: select GPIO0; 1: select GPIO1, etc. The input value on this pin XOR RTC CNTL EXT XTL CONF REG[30] is the crystal power down enable signal. (R/W)



RTC\_IO\_SAR\_I2C\_SCL\_SEL Selects a pin the RTC I2C SCL signal connects to. 0: use RTC GPIO0; 1: use RTC GPIO2. (R/W)

RTC\_IO\_SAR\_I2C\_SDA\_SEL Selects a pin the RTC I2C SDA signal connects to. 0: use RTC GPIO1; 1: use RTC GPIO3. (R/W)

Register 3.58. RTC\_IO\_DATE\_REG (0x01FC)



RTC\_IO\_DATE Version control register (R/W)

### Reset and Clock

#### 4.1 Reset

#### 4.1.1 Overview

ESP32-S3 provides four reset levels, namely CPU Reset, Core Reset, System Reset, and Chip Reset.

All reset levels mentioned above (except Chip Reset) maintain the data stored in internal memory. Figure 4-1 shows the affected subsystems of the four reset levels.

#### 4.1.2 Architectural Overview




Figure 4-1. Reset Levels

### 4.1.3 Features

- Support four reset levels:
  - CPU Reset: only resets CPUx core. CPUx can be CPU0 or CPU1 here. Once such reset is released, programs will be executed from CPUx reset vector. Each CPU core has its own reset logic.
  - Core Reset: resets the whole digital system except RTC, including CPU0, CPU1, peripherals, Wi-Fi, Bluetooth® LE (BLE), and digital GPIOs.
  - System Reset: resets the whole digital system, including RTC.
  - Chip Reset: resets the whole chip.
- Support software reset and hardware reset:
  - Software reset is triggered by CPUx configuring its corresponding registers.

- Hardware reset is directly triggered by the circuit.

#### Note:

If CPU Reset is from CPU0, the sensitive registers will be reset, too.

### 4.1.4 Functional Description

CPU0 and CPU1 will be reset immediately when any of the reset above occurs. After the reset is released, CPU0 and CPU1 can read from the registers RTC\_CNTL\_RESET\_CAUSE\_PROCPU and RTC\_CNTL\_RESET\_CAUSE\_APPCPU to get the reset source, respectively. The reset sources recorded in the two registers are shared by the two CPUs, except the CPU reset sources, i.e. each CPU has its own CPU reset sources.

Table 4-1 lists the reset sources and the types of reset they trigger.

Table 4-1. Reset Sources

Code	Source	Reset Type	Comments
0x01	Chip reset <sup>1</sup>	Chip Reset	-
0x0F	Brown-out system reset	Chip Reset or System Reset	Triggered by brown-out detector <sup>2</sup>
0x10	RWDT system reset	System Reset	See Chapter 8 Watchdog Timers
0x12	Super Watchdog reset	System Reset	See Chapter 8 Watchdog Timers
0x13	GLITCH reset	System Reset	See Chapter 14 Clock Glitch Detection [to be added later]
0x03	Software system reset	Core Reset	Triggered by configuring RTC_CNTL_SW_SYS_RST
0x05	Deep-sleep reset	Core Reset	See Chapter 12 Low-Power Management (RTC_CNTL) [to be added later]
0x07	MWDT0 core reset	Core Reset	See Chapter 8 Watchdog Timers
0x08	MWDT1 core reset	Core Reset	See Chapter 8 Watchdog Timers
0x09	RWDT core reset	Core Reset	See Chapter 8 Watchdog Timers
0x14	eFuse reset	Core Reset	Triggered by eFuse CRC error
0x15	USB (UART) reset	Core Reset	Triggered when external USB host sends a specific command to the Serial interface of USB-Serial-JTAG. See 21 USB Serial/JTAG Controller (USB_SERIAL_JTAG)
0x16	USB (JTAG) reset	Core Reset	Triggered when external USB host sends a specific command to the JTAG interface of USB-Serial-JTAG. See 21 USB Serial/JTAG Controller (USB_SERIAL_JTAG)
0x0B	MWDT0 CPUx reset	CPU Reset	See Chapter 8 Watchdog Timers
0x0C	Software CPUx reset	CPU Reset	Triggered by configuring RTC_CNTL_SW_PRO(APP)CPU_RST
0x0D	RWDT CPUx reset	CPU Reset	See Chapter 8 Watchdog Timers
0x11	MWDT1 CPUx reset	CPU Reset	See Chapter 8 Watchdog Timers

<sup>&</sup>lt;sup>1</sup> Chip Reset can be triggered by the following three sources:

- Triggered by chip power-on;
- Triggered by brown-out detector;
- Triggered by Super Watchdog (SWD).

<sup>&</sup>lt;sup>2</sup> Once brown-out status is detected, the detector will trigger System Reset or Chip Reset, depending on register configuration. For more information, please see Chapter 12 Low-Power Management (RTC\_CNTL) [to be added later].

### 4.2 Clock

#### 4.2.1 Overview

ESP32-S3 clocks are mainly sourced from oscillator (OSC), RC, and PLL circuit, and then processed by the dividers/selectors, which allows most functional modules to select their working clock according to their power consumption and performance requirements. Figure 4-2 shows the system clock structure.

#### 4.2.2 Architectural Overview




Figure 4-2. Clock Structure

### 4.2.3 Features

ESP32-S3 clocks can be classified in two types depending on their frequencies:

- High speed clocks for devices working at a higher frequency, such as CPU and digital peripherals
  - PLL\_CLK (320 MHz or 480 MHz): internal PLL clock
  - XTAL\_CLK (40 MHz): external crystal clock
- Slow speed clocks for low-power devices, such as RTC module and low-power peripherals
  - XTAL32K\_CLK (32 kHz): external crystal clock

- FOSC\_CLK (17.5 MHz by default): internal fast RC oscillator clock with adjustable frequency
- FOSC\_DIV\_CLK: internal fast RC oscillator clock derived from FOSC\_CLK divided by 256
- RTC\_CLK (136 kHz by default): internal low RC oscillator clock with adjustable frequency

### 4.2.4 Functional Description

### 4.2.4.1 CPU Clock

As Figure 4-2 shows, CPU\_CLK is the master clock for CPUx and it can be as high as 240 MHz when CPUx works in high performance mode. Alternatively, CPUx can run at lower frequencies, such as at 2 MHz, to lower power consumption.

Users can set PLL\_CLK, FOSC\_CLK or XTAL\_CLK as CPU\_CLK clock source by configuring register SYSTEM\_SOC\_CLK\_SEL, see Table 4-2 and Table 4-3. By default, the CPU clock is sourced from XTAL\_CLK with a divider of 2, i.e. the CPU clock is 20 MHz.

SYSTEM_SOC_CLK_SEL Value	CPU Clock Source
0	XTAL_CLK
1	PLL_CLK
2	FOSC CLK

Table 4-2. CPU Clock Source

Table 4-3. CPU Clock Frequency

CPU Clock Source	SEL_0*	SEL_1*	SEL_2*	CPU Clock Frequency
XTAL_CLK	0			CPU_CLK = XTAL_CLK/(SYSTEM_PRE_DIV_CNT + 1)
XIAL_OLK	U	-		SYSTEM_PRE_DIV_CNT ranges from 0 ~ 1023. Default is 1
PLL_CLK (480 MHz)	4	4	0	CPU_CLK = PLL_CLK/6
FLL_OLN (400 IVII 12)		_	0	CPU_CLK frequency is 80 MHz
PLL_CLK (480 MHz)	1	1	1	CPU_CLK = PLL_CLK/3
PLL_OLK (400 IVITZ)				CPU_CLK frequency is 160 MHz
PLL_CLK (480 MHz)	1	1	2	CPU_CLK = PLL_CLK/2
FLL_OLK (400 IVII 12)				CPU_CLK frequency is 240 MHz
PLL_CLK (320 MHz)	1	0	0	CPU_CLK = PLL_CLK/4
FLL_OLK (320 WI 12)		U		CPU_CLK frequency is 80 MHz
PLL_CLK (320 MHz)	1	0	4	CPU_CLK = PLL_CLK/2
PLL_OLK (320 WITZ)	l	U	l l	CPU_CLK frequency is 160 MHz
FOSC_CLK	2			CPU_CLK = FOSC_CLK/(SYSTEM_PRE_DIV_CNT + 1)
1 OSO_OLK		-	_	SYSTEM_PRE_DIV_CNT ranges from 0 ~ 1023. Default is 1

<sup>\*</sup> The value of register SYSTEM\_SOC\_CLK\_SEL.

#### 4.2.4.2 **Peripheral Clocks**

Peripheral clocks include APB\_CLK, CRYPTO\_PWM\_CLK, PLL\_160M\_CLK, PLL\_240M\_CLK, LEDC\_CLK, XTAL\_CLK, and FOSC\_CLK. Table 4-4 shows which clock can be used by each peripheral.

<sup>\*</sup> The value of register SYSTEM\_PLL\_FREQ\_SEL.

<sup>\*</sup> The value of register SYSTEM\_CPUPERIOD\_SEL.

Reset and Clock

Table 4-4. Peripheral Clocks

Peripheral	XTAL_CLK	APB_CLK	PLL_160M_CLK	PLL_240M_CLK	FOSC_CLK	CRYPTO_PWM_CLK	LEDC_CLK
TIMG	Y	Y					
I2S	Y		Υ	Y			
UHCI		Y					
UART	Y	Y			Υ		
RMT	Υ	Y			Υ		
PWM						Υ	
12C	Υ				Υ		
SPI	Υ	Y					
PCNT		Υ					
eFuse Controller		Υ					
SARADC		Υ		Y			
USB		Υ					
CRYPTO						Υ	
TWAI Controller		Υ					
SDIO HOST	Υ		Υ				
LEDC	Υ	Υ			Υ		Υ
LCD_CAM	Υ		Y	Y			
SYS_TIMER	Υ	Y					

## APB\_CLK

APB\_CLK frequency is determined by the clock source of CPU\_CLK as shown in Table 4-5.

Table 4-5. APB\_CLK Fequency

CPU_CLK Source	APB_CLK Frequency
PLL_CLK	80 MHz
XTAL_CLK	CPU_CLK
FOSC_CLK	CPU_CLK

### CRYPTO\_PWM\_CLK

The frequency of CRYPTO\_PWM\_CLK is determined by the CPU\_CLK source, as shown in Table 4-6.

Table 4-6. CRYPTO\_PWM\_CLK Frequency

CPU_CLK Source	CRYPTO_PWM_CLK F	re-
	quency	
PLL_CLK	160 MHz	
XTAL_CLK	CPU_CLK	
FOSC_CLK	CPU_CLK	

### PLL\_160M\_CLK

PLL\_160M\_CLK is divided from PLL\_CLK according to current PLL frequency.

### PLL\_240M\_CLK

PLL\_240M\_CLK is divided from PLL\_CLK according to current PLL frequency.

### LEDC\_CLK

LEDC module uses FOSC\_CLK as clock source when APB\_CLK is disabled. In other words, when the system is in low-power mode, most peripherals will be halted (APB\_CLK is turned off), but LEDC can work normally via FOSC\_CLK.

## 4.2.4.3 Wi-Fi and Bluetooth LE Clock

Wi-Fi and Bluetooth LE can work only when CPU\_CLK uses PLL\_CLK as its clock source. Suspending PLL\_CLK requires that Wi-Fi and Bluetooth LE has entered low-power mode first.

LOW\_POWER\_CLK uses XTAL32K\_CLK, XTAL\_CLK, FOSC\_CLK or SLOW\_CLK (the low clock selected by RTC) as its clock source for Wi-Fi and Bluetooth LE in low-power mode.

# 4.2.4.4 RTC Clock

The clock sources for SLOW\_CLK and FAST\_CLK are low-frequency clocks. RTC module can operate when most other clocks are stopped.

SLOW\_CLK is derived from RTC\_CLK, XTAL32K\_CLK or FOSC\_DIV\_CLK and used to clock Power Management module. FAST\_CLK is used to clock On-chip Sensor module. It can be sourced from a divided XTAL\_CLK or from FOSC\_CLK.

# 5 Chip Boot Control

## 5.1 Overview

ESP32-S3 has four strapping pins:

- GPI00
- GPIO3
- GPIO45
- GPIO46

These strapping pins are used to control the following functions during chip power-on or hardware reset:

- control chip boot mode
- enable or disable ROM code printing to UART
- control the voltage of VDD\_SPI
- control the source of JTAG signals

During system reset triggered by power-on, brown-out or by analog super watchdog (see Chapter 4 *Reset and Clock*), hardware captures samples and stores the voltage level of strapping pins as strapping bit of "0" or "1" in latches, and holds these bits until the chip is powered down or shut down. Software can read the latch status (strapping value) from the register GPIO\_STRAPPING.

By default, GPIO0, GPIO45, and GPIO46 are connected to the chip's internal pull-up/pull-down resistors. If these pins are not connected or connected to an external high-impedance circuit, the internal weak pull-up/pull-down determines the default input level of these strapping pins (see Table 5-1).

Table 5-1. Default Configuration of Strapping Pins

Strapping Pin	Default Configuration
GPIO0	Pull-up
GPIO3	N/A
GPIO45	Pull-down
GPIO46	Pull-down

To change the strapping bit values, users can apply external pull-down/pull-up resistors, or use host MCU GPIOs to control the voltage level of these pins when powering on ESP32-S3. After the reset is released, the strapping pins work as normal-function pins.

# 5.2 Boot Mode Control

GPIO0 and GPIO46 control the boot mode after the reset is released.

Table 5-2. Boot Mode Control

Boot Mode	GPIO0	GPIO46	
SPI Boot	1	X	
Download Boot	0	0	

Table 5-2 shows the strapping pin values of GPIO0 and GPIO46, and the associated boot modes. "x" means that this value is ignored. The ESP32-S3 chip only supports the two boot modes listed above. The strapping combination of GPIO0 = 0 and GPIO46 = 1 is not supported and will trigger unexpected behavior.

In SPI Boot mode, the CPU boots the system by reading the program stored in SPI flash. SPI Boot mode can be further classified as follows:

- Normal Flash Boot: supports Security Boot and programs run in RAM.
- Direct Boot: does not support Security Boot and programs run directly in flash. To enable this mode, make sure that the first two words of the bin file downloading to flash (address: 0x42000000) are 0xaebd041d.

In Download Boot mode, users can download code to flash using UARTO or USB interface. It is also possible to load a program into SRAM and execute it in this mode.

The following eFuses control boot mode behaviors:

• EFUSE DIS FORCE DOWNLOAD

If this eFuse is 0 (default), software can force switch the chip from SPI Boot mode to Download Boot mode by setting register RTC\_CNTL\_FORCE\_DOWNLOAD\_BOOT and triggering a CPU reset. If this eFuse is 1, RTC\_CNTL\_FORCE\_DOWNLOAD\_BOOT is disabled.

• EFUSE\_DIS\_DOWNLOAD\_MODE

If this eFuse is 1, Download Boot mode is disabled.

• EFUSE\_ENABLE\_SECURITY\_DOWNLOAD

If this eFuse is 1, Download Boot mode only allows reading, writing, and erasing plaintext flash and does not support any SRAM or register operations. Ignore this eFuse if Download Boot mode is disabled.

USB Serial/JTAG Controller can also force the chip into Download Boot mode from SPI Boot mode, as well as force the chip into SPI Boot mode from Download Boot mode. For detailed information, please refer to Chapter 21 USB Serial/JTAG Controller (USB\_SERIAL\_JTAG).

#### 5.3 **ROM Code Printing Control**

During the early boot process,

- if EFUSE\_DIS\_USB\_DEVICE and EFUSE\_DIS\_USB are cleared, ROM code is always printed to USB Serial/JTAG controller.
- Otherwise, GPIO46 controls ROM code printing, together with EFUSE\_UART\_PRINT\_CONTROL. See Table 5-3.

Table 5-3. ROM Code Printing Control

eFuse <sup>1</sup>	GPIO46	ROM Code Printing
0		ROM code is always printed to UART during boot.
0	X	The value of GPIO46 is ignored.
4	0	Print is enabled during boot.
Į į	1 Print is disabled during boot.	
2	0	Print is disabled during boot.
	1	Print is enabled during boot.
3	x	Print is always disabled during boot. The value of GPIO46 is
		ignored.

<sup>&</sup>lt;sup>1</sup> eFuse: EFUSE\_UART\_PRINT\_CONTROL

If ROM code is printed to UART, U0TXD is used as the default pin. To print the ROM code to pin U1TXD, configure EFUSE\_UART\_PRINT\_CHANNEL:

- 0: print to pin U0TXD
- 1: print to pin U1TXD

# 5.4 VDD\_SPI Voltage Control

GPIO45 is used to select the VDD\_SPI power supply voltage at reset:

- GPIO45 = 0, VDD\_SPI pin is powered directly from VDD3P3\_RTC via resistor R<sub>SPI</sub>. Typically this voltage is 3.3 V. For more information, see Figure 4: ESP32-S3 Power Scheme in ESP32-S3 Datasheet.
- GPIO45 = 1, VDD\_SPI pin is powered from internal 1.8 V LDO.

This functionality can be overridden by setting eFuse bit EFUSE\_VDD\_SPI\_FORCE to 1, in which case the EFUSE

VDD\_SPI\_TIEH determines the VDD\_SPI voltage:

- EFUSE\_VDD\_SPI\_TIEH = 0, VDD\_SPI connects to 1.8 V LDO.
- EFUSE\_VDD\_SPI\_TIEH = 1, VDD\_SPI connects to VDD3P3\_RTC.

# 5.5 JTAG Signal Source Control

GPIO3 controls the source of JTAG signals during the early boot process. This GPIO is used together with EFUSE\_DIS\_PAD\_JTAG, EFUSE\_DIS\_USB\_JTAG, and EFUSE\_STRAP\_JTAG\_SEL, see Table 5-4.

Table 5-4. JTAG Signal Source Control

eFuse 1ª	eFuse 2 <sup>b</sup>	eFuse 3 <sup>c</sup>	GPIO3	Signal Source						
		0		JTAG signals come from USB Serial/JTAG Controller. The value						
0		U	Х	of GPIO3 is ignored.						
	0 0		0	JTAG signals come from corresponding pins.d						
		I	1	JTAG signals come from USB Serial/JTAG Controller.						
0 1			.,	JTAG signals come from corresponding pins. The values of						
0	'	Х	X	EFUSE_STRAP_JTAG_SEL and GPIO3 are ignored.						
1 0 x			.,	JTAG signals come from USB Serial/JTAG Controller. The values						
		Х	Х	of EFUSE_STRAP_JTAG_SEL and GPIO3 are ignored.						
4				JTAG is disabled. The values of EFUSE_STRAP_JTAG_SEL						
'	'	X	X	X	X	X	X	Х	X	and GPIO3 are ignored.

<sup>&</sup>lt;sup>a</sup> eFuse 1: EFUSE\_DIS\_PAD\_JTAG

<sup>&</sup>lt;sup>b</sup> eFuse 2: EFUSE\_DIS\_USB\_JTAG

<sup>°</sup> eFuse 3: EFUSE\_STRAP\_JTAG\_SEL

<sup>&</sup>lt;sup>d</sup> JTAG pins: MTDI, MTCK, MTMS, and MTDO.

## 6.1 Overview

The interrupt matrix embedded in ESP32-S3 independently allocates peripheral interrupt sources to the two CPUs' peripheral interrupts, to timely inform CPU0 or CPU1 to process the interrupts once the interrupt signals are generated.

Peripheral interrupt sources must be routed to CPU0/CPU1 peripheral interrupts via this interrupt matrix due to the following considerations:

- ESP32-S3 has 99 peripheral interrupt sources. To map them to 32 CPU0 interrupts or 32 CPU1 interrupts, this matrix is needed.
- Through this matrix, one peripheral interrupt source can be mapped to multiple CPU0 interrupts or CPU1 interrupts according to application requirements.

# 6.2 Features

- Accept 99 peripheral interrupt sources as input
- Generate 26 peripheral interrupts to CPU0 and 26 peripheral interrupts to CPU1 as output. Note that the remaining six CPU0 interrupts and six CPU1 interrupts are internal interrupts.
- Support to disable CPU non-maskable interrupt (NMI) sources
- Support to query current interrupt status of peripheral interrupt sources

Figure 6-1 shows the structure of the interrupt matrix.




Figure 6-1. Interrupt Matrix Structure

All the interrupts generated by the peripheral interrupt sources can be handled by CPU0 or CPU1. Users can configure CPU0 interrupt registers ("Core0 Interrupt Reg" module in Figure 6-1) to allocate peripheral interrupt sources to CPU0, or configure CPU1 interrupt registers ("Core1 Interrupt Reg" module in Figure 6-1) to allocate

peripheral interrupt sources to CPU1. Peripheral interrupt sources can be allocated both to CPU0 and CPU1 simultaneously, if so, CPU0 and CPU1 will accept the interrupts.

#### **Functional Description** 6.3

#### 6.3.1 **Peripheral Interrupt Sources**

ESP32-S3 has 99 peripheral interrupt sources in total. For the peripheral interrupt sources and their configuration/status registers, please refer to Table 6-1.

- Column "No.": the peripheral interrupt source number, can be  $0 \sim 98$
- Column "Source": all peripheral interrupt sources available
- Column "Configuration Register": the registers used for routing the peripheral interrupt sources to CPU0/CPU1 peripheral interrupts
- · Column "Status Register": the registers used for indicating the interrupt status of peripheral interrupt sources
  - Column "Status Register Bit": the bit position in status registers
  - Column "Status Register Name": the name of status registers

The register in column "Configuration Register" and the bit in column "Bit" correspond to the peripheral interrupt source in column "Source". For example, the configuration register for interrupt source MAC\_INTR is INTERRUPT\_COREx\_MAC\_INTR\_MAP\_REG, and its status bit in INTERRUPT\_COREx\_INTR\_STATUS\_0\_REG is bit0.

Note that COREx in the table can be CORE0 (CPU0) or CORE1 (CPU1).

Table 6-1. CPU Peripheral Interrupt Configuration/Status Registers and Peripheral Interrupt Sources

No.	Source	Source Configuration Register		Status Register
		C C	Bit	Name
0	MAC_INTR	INTERRUPT_COREx_MAC_INTR_MAP_REG	0	
1	MAC_NMI	INTERRUPT_COREX_MAC_NMI_MAP_REG	1	
2	PWR_INTR	INTERRUPT_COREX_PWR_INTR_MAP_REG	2	
3	BB_INT	INTERRUPT_COREx_BB_INT_MAP_REG	3	
4	BT_MAC_INT	INTERRUPT_COREx_BT_MAC_INT_MAP_REG	4	
5	BT_BB_INT	INTERRUPT_COREX_BT_BB_INT_MAP_REG	5	
6	BT_BB_NMI	INTERRUPT_COREx_BT_BB_NMI_MAP_REG	6	
7	RWBT_IRQ	INTERRUPT_COREX_RWBT_IRQ_MAP_REG	7	
8	RWBLE_IRQ	INTERRUPT_COREx_RWBLE_IRQ_MAP_REG	8	
9	RWBT_NMI	INTERRUPT_COREx_RWBT_NMI_MAP_REG	9	
10	RWBLE_NMI	INTERRUPT_COREX_RWBLE_NMI_MAP_REG	10	
11	I2C_MST_INT	INTERRUPT_COREx_I2C_MST_INT_MAP_REG	11	
12	reserved	reserved	12	
13	reserved	reserved	13	
14	UHCI0_INTR	INTÉRRUPT_COREX_UHCI0_INTR_MAP_REG	14	
15	reserved	reserved	15	
16	GPIO_INTERRUPT_PRO	INTERRUPT_COREx_GPIO_INTERRUPT_PRO_MAP_REG	16	INTERRUPT_COREX_INTR_STATUS_0_REG
17	GPIO_INTERRUPT_PRO_NMI	INTERRUPT_COREx_GPIO_INTERRUPT_PRO_NMI_MAP_REG	17	
18	reserved	reserved	18	
19	reserved	reserved	19	
20	SPI_INTR_1	INTERRUPT_COREX_SPI_INTR_1_MAP_REG	20	
21	SPI_INTR_2	INTERRUPT_COREX_SPI_INTR_2_MAP_REG	21	
22	SPI_INTR_3	INTERRUPT_COREX_SPI_INTR_3_MAP_REG	22	
23	reserved	reserved	23	
24	LCD_CAM_INT	INTERRUPT_COREX_LCD_CAM_INT_MAP_REG	24	
25	12S0_INT	INTERRUPT_COREX_I2SO_INT_MAP_REG	25	
26	I2S1_INT	INTERRUPT_COREX_I2S1_INT_MAP_REG	26	
27	UART_INTR	INTERRUPT_COREX_UART_INTR_MAP_REG	27	
28	UART1_INTR	INTERRUPT_COREX_UART1_INTR_MAP_REG	28	
29	UART2_INTR	INTERRUPT_COREx_UART2_INTR_MAP_REG	29	
30	SDIO_HOST_INTERRUPT	INTERRUPT_COREX_SDIO_HOST_INTERRUPT_MAP_REG	30	1/
31	PWM0_INTR	INTERRUPT_COREx_PWM0_INTR_MAP_REG	31	
32	PWM1_INTR	INTERRUPT_COREx_PWM1_INTR_MAP_REG	0	
33	reserved	reserved	1	INTERRUPT COREX INTR STATUS 1 REG
34	reserved	reserved	2	
_ ` '	10001100	.555,754		1

		0 5 11 5 11		Status Register
No.	Source	Configuration Register	Bit	Name
35	LEDC_INT	INTERRUPT_COREx_LEDC_INT_MAP_REG	3	
36	EFUSE_INT	INTERRUPT_COREX_EFUSE_INT_MAP_REG	4	
37	CAN_INT	INTERRUPT_COREX_CAN_INT_MAP_REG	5	
38	USB_INTR	INTERRUPT_COREx_USB_INTR_MAP_REG	6	
39	RTC_CORE_INTR	INTERRUPT_COREX_RTC_CORE_INTR_MAP_REG	7	
40	RMT_INTR	INTERRUPT_COREX_RMT_INTR_MAP_REG	8	
41	PCNT_INTR	INTERRUPT_COREX_PCNT_INTR_MAP_REG	9	
42	I2C_EXTO_INTR	INTERRUPT_COREx_I2C_EXT0_INTR_MAP_REG	10	
43	I2C_EXT1_INTR	INTERRUPT_COREx_I2C_EXT1_INTR_MAP_REG	11	
44	reserved	reserved	12	
45	reserved	reserved	13	
46	reserved	reserved	14	
47	reserved	reserved	15	
48	reserved	reserved	16	
49	reserved	reserved	17	
50	TG_T0_INT	INTERRUPT_COREx_TG_T0_INT_MAP_REG	18	
51	TG_T1_INT	INTERRUPT_COREx_TG_T1_INT_MAP_REG	19	INTERRUPT_COREx_INTR_STATUS_1_REG
52	TG_WDT_INT	INTERRUPT_COREX_TG_WDT_INT_MAP_REG	20	
53	TG1_T0_INT	INTERRUPT_COREX_TG1_T0_INT_MAP_REG	21	
54	TG1_T1_INT	INTERRUPT_COREX_TG1_T1_INT_MAP_REG	22	
55	TG1_WDT_INT	INTERRUPT_COREX_TG1_WDT_INT_MAP_REG	23	
56	CACHE_IA_INT	INTERRUPT_COREX_CACHE_IA_INT_MAP_REG	24	
57	SYSTIMER_TARGET0_INT	INTERRUPT_COREX_SYSTIMER_TARGETO_INT_MAP_REG	25	
58	SYSTIMER_TARGET1_INT	INTERRUPT_COREX_SYSTIMER_TARGET1_INT_MAP_REG	26	
59	SYSTIMER_TARGET2_INT	INTERRUPT_COREx_SYSTIMER_TARGET2_INT_MAP_REG	27	
60	SPI_MEM_REJECT_INTR	INTERRUPT_COREX_SPI_MEM_REJECT_INTR_MAP_REG	28	
61	DCACHE_PRELOAD_INT	INTERRUPT_COREX_DCACHE_PRELOAD_INT_MAP_REG	29	
62	ICACHE_PRELOAD_INT	INTERRUPT_COREX_ICACHE_PRELOAD_INT_MAP_REG	30	
63	DCACHE_SYNC_INT	INTERRUPT_COREX_DCACHE_SYNC_INT_MAP_REG	31	
64	ICACHE_SYNC_INT	INTERRUPT_COREx_ICACHE_SYNC_INT_MAP_REG	0	
65	APB_ADC_INT	INTERRUPT_COREX_APB_ADC_INT_MAP_REG	1	
66	DMA_IN_CH0_INT	INTERRUPT_COREX_DMA_IN_CH0_INT_MAP_REG	2	
67	DMA_IN_CH1_INT	INTERRUPT_COREx_DMA_IN_CH1_INT_MAP_REG	3	INITEDDI IDT CODEV INITE STATI IS 2 DEC
68	DMA_IN_CH2_INT	INTERRUPT_COREx_DMA_IN_CH2_INT_MAP_REG	4	INTERRUPT_COREX_INTR_STATUS_2_REG
69	DMA_IN_CH3_INT	INTERRUPT_COREx_DMA_IN_CH3_INT_MAP_REG	5	
70	DMA_IN_CH4_INT	INTERRUPT_COREx_DMA_IN_CH4_INT_MAP_REG	6	
71	DMA_OUT_CH0_INT	INTERRUPT_COREX_DMA_OUT_CH0_INT_MAP_REG	7	

NI-	0	Configuration Degister		Status Register
No.	Source	Configuration Register	Bit	Name
72	DMA_OUT_CH1_INT	INTERRUPT_COREx_DMA_OUT_CH1_INT_MAP_REG	8	
73	DMA_OUT_CH2_INT	INTERRUPT_COREx_DMA_OUT_CH2_INT_MAP_REG	9	
74	DMA_OUT_CH3_INT	INTERRUPT_COREx_DMA_OUT_CH3_INT_MAP_REG	10	
75	DMA_OUT_CH4_INT	INTERRUPT_COREx_DMA_OUT_CH4_INT_MAP_REG	11	
76	RSA_INTR	INTERRUPT_COREX_RSA_INTR_MAP_REG	12	
77	AES_INTR	INTERRUPT_COREX_AES_INTR_MAP_REG	13	
78	SHA_INTR	INTERRUPT_COREX_SHA_INTR_MAP_REG	14	
79	CPU_INTR_FROM_CPU_0	INTERRUPT_COREX_CPU_INTR_FROM_CPU_0_MAP_REG	15	
80	CPU_INTR_FROM_CPU_1	INTERRUPT_COREX_CPU_INTR_FROM_CPU_1_MAP_REG	16	
81	CPU_INTR_FROM_CPU_2	INTERRUPT_COREX_CPU_INTR_FROM_CPU_2_MAP_REG	17	
82	CPU_INTR_FROM_CPU_3	INTERRUPT_COREX_CPU_INTR_FROM_CPU_3_MAP_REG	18	
83	ASSIST_DEBUG_INTR	INTERRUPT_COREX_ASSIST_DEBUG_INTR_MAP_REG	19	INTERRUPT COREX INTR STATUS 2 REG
84	DMA_APB_PMS_MONITOR_VIOLATE_INTR	INTERRUPT_COREX_DMA_APB_PMS_MONITOR_VIOLATE_INTR_MAP_REG	20	INTERNOFT_CORE_INTR_STATOS_Z_REG
85	CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR	INTERRUPT_COREx_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_REG	21	
86	CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR	INTERRUPT_COREX_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_REG	22	
87	CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR	INTERRUPT_COREx_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_REG	23	
88	CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR	INTERRUPT_COREX_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_REG	24	
89	CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR	INTERRUPT_COREX_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_REG	25	
90	CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR	INTERRUPT_COREX_CORE_1_DRAMO_PMS_MONITOR_VIOLATE_INTR_MAP_REG	26	
91	CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR	INTERRUPT_COREx_CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_REG	27	
92	CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR	INTERRUPT_COREX_CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_REG	28	
93	BACKUP_PMS_VIOLATE_INT	INTERRUPT_COREx_BACKUP_PMS_VIOLATE_INTR_MAP_REG	29	
94	CACHE_COREO_ACS_INT	INTERRUPT_COREX_CACHE_COREO_ACS_INT_MAP_REG	30	
95	CACHE_CORE1_ACS_INT	INTERRUPT_COREX_CACHE_CORE1_ACS_INT_MAP_REG	31	
96	USB_DEVICE_INT	INTERRUPT_COREx_USB_DEVICE_INT_MAP_REG	0	
97	PERI_BACKUP_INT	INTERRUPT_COREX_PERI_BACKUP_INT_MAP_REG	1	INTERRUPT_COREx_INTR_STATUS_3_REG
98	DMA_EXTMEM_REJECT_INT	INTERRUPT_COREx_DMA_EXTMEM_REJECT_INT_MAP_REG	2	

# 6.3.2 CPU Interrupts

Each CPU has 32 interrupts, numbered from  $0 \sim 31$ , including 26 peripheral interrupts and six internal interrupts.

- Peripheral interrupts: triggered by peripheral interrupt sources, include the following types:
  - Level-triggered interrupts: triggered by a high level signal. The interrupt sources should hold the level till the CPUx handles the interrupts.
  - Edge-triggered interrupts: triggered on a rising edge. CPUx responds to this kind of interrupts immediately.
  - NMI interrupt: once triggered, the NMI interrupt can not be masked by software using the CPUx internal registers. World Controller provides a way to mask this kind of interrupt. For more information, see Chapter 15 World Controller (WCTL) [to be added later].
- Internal interrupts: generated inside CPUx, include the following types:
  - Timer interrupts: triggered by internal timers and are used to generate periodic interrupts.
  - Software interrupts: triggered when software writes to special registers.
  - Profiling interrupt: triggered for performance monitoring and analysis.

Level-triggered and edge-triggered both describe the ways of CPUx to accept interrupt signals. For level-triggered interrupts, the level of interrupt signal should be kept till the CPU handles the interrupt, otherwise the interrupt may be lost. For edge-triggered interrupts, when a rising edge is detected, this edge will be recorded by CPUx, which then allows the interrupt signal to be released.

Interrupt matrix routes the peripheral interrupt sources to any of the CPUx peripheral interrupts. By such way, CPUx can receive the interrupt signals from peripheral interrupt sources. Table 6-2 lists all the interrupts and their types as well as priorities.

ESP32-S3 supports the above-mentioned 32 interrupts at six levels as shown in the table below. A higher level corresponds to a higher priority. NMI has the highest interrupt priority and once triggered, the CPUx must handle such interrupt. Nested interrupts are also supported, i.e. low-level interrupts can be stopped by high-level interrupts.

No. Category **Priority** Type 0 Peripheral Level-triggered 1 1 Peripheral Level-triggered 1 2 Peripheral Level-triggered 1 3 Peripheral Level-triggered 1 4 Peripheral Level-triggered 1 5 Peripheral Level-triggered 6 Internal Timer.0 1 7 Internal Software 1 8 Peripheral Level-triggered 1 9 Level-triggered Peripheral 1 10 Peripheral Level-triggered 1

Table 6-2. CPU Interrupts

No.	Category	Туре	Priority
11	Internal	Profiling	3
12	Peripheral	Level-triggered	1
13	Peripheral	Level-triggered	1
14	Peripheral	NMI	NMI
15	Internal	Timer.1	3
16	Internal	Timer.2	5
17	Peripheral	Level-triggered	1
18	Peripheral	Level-triggered	1
19	Peripheral	Level-triggered	2
20	Peripheral	Level-triggered	2
21	Peripheral	Level-triggered	2
22	Peripheral	Level-triggered	3
23	Peripheral	Level-triggered	3
24	Peripheral	Level-triggered	4
25	Peripheral	Level-triggered	4
26	Peripheral	Level-triggered	5
27	Peripheral	Level-triggered	3
28	Peripheral	Level-triggered	4
29	Internal	Software	3
30	Peripheral	Level-triggered	4
31	Peripheral	Level-triggered	5

# Allocate Peripheral Interrupt Source to CPUx Interrupt

In this section, the following terms are used to describe the operation of the interrupt matrix.

- Source\_Y: stands for a peripheral interrupt source, wherein, Y means the number of this interrupt source in Table 6-1.
- INTERRUPT\_COREx\_SOURCE\_Y\_MAP\_REG: stands for a configuration register for the peripheral interrupt source (Source\_Y) of CPUx.
- Interrupt\_P: stands for the CPUx peripheral interrupt numbered as Num\_P. The value of Num\_P can be 0 ~ 5, 8 ~ 10, 12 ~ 14, 17 ~ 28, and 30 ~ 31. See Table 6-2.
- Interrupt\_I: stands for the CPUx internal interrupt numbered as Num\_I. The value of Num\_I can be 6, 7, 11, 15, 16, and 29. See Table 6-2.

### 6.3.3.1 Allocate one peripheral interrupt source (Source Y) to CPUX

Setting the corresponding configuration register INTERRUPT\_COREX\_SOURCE\_Y\_MAP\_REG of Source\_Y to Num

\_P allocates this interrupt source to Interrupt\_P. Num\_P here can be any value from 0 ~ 5, 8 ~ 10, 12 ~ 14, 17 ~ 28, and 30 ~ 31. Note that one CPUx interrupt can be shared by multiple peripherals.

# 6.3.3.2 Allocate multiple peripheral interrupt sources (Source\_Y∩) to CPUx

Setting the corresponding configuration register INTERRUPT\_COREx\_SOURCE\_Yn\_MAP\_REG of each interrupt source to the same Num\_P allocates multiple sources to the same Interrupt\_P. Any of these sources can trigger CPUx Interrupt\_P. When an interrupt signal is generated, CPUx checks the interrupt status registers to figure out which peripheral the signal comes from.

# 6.3.3.3 Disable CPUx peripheral interrupt source (Source\_Y)

Setting the corresponding configuration register INTERRUPT\_COREx\_SOURCE\_Y\_MAP\_REG of the source to any Num\_I disables this interrupt Source\_Y. The choice of Num\_I (6, 7, 11, 15, 16, 29) does not matter, as none of peripheral interrupt sources allocated to Num\_I is connected to the CPUx. Therefore this functionality can be used to disable peripheral interrupt sources.

# 6.3.4 Disable CPUx NMI Interrupt

All CPUx interrupts, except for NMI interrupt (No.14 in Table 6-2), can be masked and enabled by software using CPU special register (INTENABLE). NMI interrupt can not be masked by the way above, but ESP32-S3 provides two ways to mask NMI interrupt:

- Disconnect peripheral interrupt sources from NMI interrupt, i.e. the sources routed to NMI interrupt before are now routed to other interrupts. By such way, the previous NMI interrupt is maskable.
- Connect peripheral interrupt sources with NMI interrupt, but use World Controller module to mask NMI interrupt. For more information, see Chapter Chapter 15 World Controller (WCTL) [to be added later].

# 6.3.5 Query Current Interrupt Status of Peripheral Interrupt Source

Users can query current interrupt status of a CPUx peripheral interrupt source by reading the bit value in INTERRUPT\_COREx\_INTR\_STATUS\_n\_REG (read only). For the mapping between INTERRUPT\_COREx\_INTR\_STATUS\_

n\_REG and peripheral interrupt sources, please refer to Table 6-1.

# 6.4 Register Summary

The addresses in this section are relative to the Interrupt Matrix base address provided in Table 1-4 in Chapter 1 System and Memory.

တ

# 6.4.1 CPU0 Interrupt Register Summary

Name	Description	Address	Access
Configuration Registers			
INTERRUPT_COREO_MAC_INTR_MAP_REG	MAC interrupt configuration register	0x0000	R/W
INTERRUPT_COREO_MAC_NMI_MAP_REG	MAC_NMI interrupt configuration register	0x0004	R/W
INTERRUPT_COREO_PWR_INTR_MAP_REG	PWR interrupt configuration register	0x0008	R/W
INTERRUPT_COREO_BB_INT_MAP_REG	BB interrupt configuration register	0x000C	R/W
INTERRUPT_COREO_BT_MAC_INT_MAP_REG	BB_MAC interrupt configuration register	0x0010	R/W
INTERRUPT_COREO_BT_BB_INT_MAP_REG	BT_BB interrupt configuration register	0x0014	R/W
INTERRUPT_COREO_BT_BB_NMI_MAP_REG	BT_BB_NMI interrupt configuration register	0x0018	R/W
INTERRUPT_COREO_RWBT_IRQ_MAP_REG	RWBT_IRQ interrupt configuration register	0x001C	R/W
INTERRUPT_COREO_RWBLE_IRQ_MAP_REG	RWBLE_IRQ interrupt configuration register	0x0020	R/W
INTERRUPT_COREO_RWBT_NMI_MAP_REG	RWBT_NMI interrupt configuration register	0x0024	R/W
INTERRUPT_COREO_RWBLE_NMI_MAP_REG	RWBLE_NMI interrupt configuration register	0x0028	R/W
INTERRUPT_CORE0_I2C_MST_INT_MAP_REG	I2C_MST interrupt configuration register	0x002C	R/W
INTERRUPT_COREO_UHCIO_INTR_MAP_REG	UHCI0 interrupt configuration register	0x0038	R/W
INTERRUPT_COREO_GPIO_INTERRUPT_PRO_MAP_REG	GPIO_INTERRUPT_PRO interrupt configuration register	0x0040	R/W
INTERRUPT_COREO_GPIO_INTERRUPT_PRO_NMI_MAP_REG	GPIO_INTERRUPT_PRO_NMI interrupt configuration register	0x0044	R/W
INTERRUPT_COREO_SPI_INTR_1_MAP_REG	SPI_INTR_1 interrupt configuration register	0x0050	R/W
INTERRUPT_COREO_SPI_INTR_2_MAP_REG	SPI_INTR_2 interrupt configuration register	0x0054	R/W
INTERRUPT_COREO_SPI_INTR_3_MAP_REG	SPI_INTR_3 interrupt configuration register	0x0058	R/W
INTERRUPT_COREO_LCD_CAM_INT_MAP_REG	LCD_CAM interrupt configuration register	0x0060	R/W
INTERRUPT_CORE0_I2S0_INT_MAP_REG	I2S0 interrupt configuration register	0x0064	R/W
INTERRUPT_CORE0_I2S1_INT_MAP_REG	I2S1 interrupt configuration register	0x0068	R/W
INTERRUPT_COREO_UART_INTR_MAP_REG	UART interrupt configuration register	0x006C	R/W
INTERRUPT_COREO_UART1_INTR_MAP_REG	UART1 interrupt configuration register	0x0070	R/W
INTERRUPT_COREO_UART2_INTR_MAP_REG	UART2 interrupt configuration register	0x0074	R/W
INTERRUPT_COREO_SDIO_HOST_INTERRUPT_MAP_REG	SDIO_HOST interrupt configuration register	0x0078	R/W
INTERRUPT_CORE0_PWM0_INTR_MAP_REG	PWM0 interrupt configuration register	0x007C	R/W

Name	Description	Address	Access
INTERRUPT_CORE0_PWM1_INTR_MAP_REG	PWM1 interrupt configuration register	0x0080	R/W
INTERRUPT_COREO_LEDC_INT_MAP_REG	LEDC interrupt configuration register	0x008C	R/W
INTERRUPT_COREO_EFUSE_INT_MAP_REG	EFUSE interrupt configuration register	0x0090	R/W
INTERRUPT_COREO_CAN_INT_MAP_REG	CAN interrupt configuration register	0x0094	R/W
INTERRUPT_COREO_USB_INTR_MAP_REG	USB interrupt configuration register	0x0098	R/W
INTERRUPT_COREO_RTC_CORE_INTR_MAP_REG	RTC_CORE interrupt configuration register	0x009C	R/W
INTERRUPT_COREO_RMT_INTR_MAP_REG	RMT interrupt configuration register	0x00A0	R/W
INTERRUPT_COREO_PCNT_INTR_MAP_REG	PCNT interrupt configuration register	0x00A4	R/W
INTERRUPT_CORE0_I2C_EXT0_INTR_MAP_REG	I2C_EXT0 interrupt configuration register	0x00A8	R/W
INTERRUPT_CORE0_I2C_EXT1_INTR_MAP_REG	I2C_EXT1 interrupt configuration register	0x00AC	R/W
INTERRUPT_COREO_TG_TO_INT_MAP_REG	TG_T0 interrupt configuration register	0x00C8	R/W
INTERRUPT_COREO_TG_T1_INT_MAP_REG	TG_T1 interrupt configuration register	0x00CC	R/W
INTERRUPT_COREO_TG_WDT_INT_MAP_REG	TG_WDT interrupt configuration register	0x00D0	R/W
INTERRUPT_COREO_TG1_TO_INT_MAP_REG	TG1_T0 interrupt configuration register	0x00D4	R/W
INTERRUPT_COREO_TG1_T1_INT_MAP_REG	TG1_T1 interrupt configuration register	0x00D8	R/W
INTERRUPT_COREO_TG1_WDT_INT_MAP_REG	TG1_WDT interrupt configuration register	0x00DC	R/W
INTERRUPT_COREO_CACHE_IA_INT_MAP_REG	CACHE_IA interrupt configuration register	0x00E0	R/W
INTERRUPT_COREO_SYSTIMER_TARGETO_INT_MAP_REG	SYSTIMER_TARGET0 interrupt configuration register	0x00E4	R/W
INTERRUPT_COREO_SYSTIMER_TARGET1_INT_MAP_REG	SYSTIMER_TARGET1 interrupt configuration register	0x00E8	R/W
INTERRUPT_COREO_SYSTIMER_TARGET2_INT_MAP_REG	SYSTIMER_TARGET2 interrupt configuration register	0x00EC	R/W
INTERRUPT_COREO_SPI_MEM_REJECT_INTR_MAP_REG	SPI_MEM_REJECT interrupt configuration register	0x00F0	R/W
INTERRUPT_COREO_DCACHE_PRELOAD_INT_MAP_REG	DCACHE_PRELAOD interrupt configuration register	0x00F4	R/W
INTERRUPT_COREO_ICACHE_PRELOAD_INT_MAP_REG	ICACHE_PRELOAD interrupt configuration register	0x00F8	R/W
INTERRUPT_COREO_DCACHE_SYNC_INT_MAP_REG	DCACHE_SYNC interrupt configuration register	0x00FC	R/W
INTERRUPT_COREO_ICACHE_SYNC_INT_MAP_REG	ICACHE_SYNC interrupt configuration register	0x0100	R/W
INTERRUPT_COREO_APB_ADC_INT_MAP_REG	APB_ADC interrupt configuration register	0x0104	R/W
INTERRUPT_COREO_DMA_IN_CHO_INT_MAP_REG	DMA_IN_CH0 interrupt configuration register	0x0108	R/W
INTERRUPT_COREO_DMA_IN_CH1_INT_MAP_REG	DMA_IN_CH1 interrupt configuration register	0x010C	R/W
INTERRUPT_COREO_DMA_IN_CH2_INT_MAP_REG	DMA_IN_CH2 interrupt configuration register	0x0110	R/W

Name	Description	Address	Access
INTERRUPT_COREO_DMA_IN_CH3_INT_MAP_REG	DMA_IN_CH3 interrupt configuration register	0x0114	R/W
INTERRUPT_COREO_DMA_IN_CH4_INT_MAP_REG	DMA_IN_CH4 interrupt configuration register	0x0118	R/W
INTERRUPT_COREO_DMA_OUT_CHO_INT_MAP_REG	DMA_OUT_CH0 interrupt configuration register	0x011C	R/W
INTERRUPT_COREO_DMA_OUT_CH1_INT_MAP_REG	DMA_OUT_CH1 interrupt configuration register	0x0120	R/W
INTERRUPT_COREO_DMA_OUT_CH2_INT_MAP_REG	DMA_OUT_CH2 interrupt configuration register	0x0124	R/W
INTERRUPT_COREO_DMA_OUT_CH3_INT_MAP_REG	DMA_OUT_CH3 interrupt configuration register	0x0128	R/W
INTERRUPT_COREO_DMA_OUT_CH4_INT_MAP_REG	DMA_OUT_CH4 interrupt configuration register	0x012C	R/W
INTERRUPT_COREO_RSA_INT_MAP_REG	RSA interrupt configuration register	0x0130	R/W
INTERRUPT_COREO_AES_INT_MAP_REG	AES interrupt configuration register	0x0134	R/W
INTERRUPT_COREO_SHA_INT_MAP_REG	SHA interrupt configuration register	0x0138	R/W
INTERRUPT_COREO_CPU_INTR_FROM_CPU_0_MAP_REG	CPU_INTR_FROM_CPU_0 interrupt configuration register	0x013C	R/W
INTERRUPT_COREO_CPU_INTR_FROM_CPU_1_MAP_REG	CPU_INTR_FROM_CPU_1 interrupt configuration register	0x0140	R/W
INTERRUPT_COREO_CPU_INTR_FROM_CPU_2_MAP_REG	RUPT_CORE0_CPU_INTR_FROM_CPU_2_MAP_REG		R/W
INTERRUPT_COREO_CPU_INTR_FROM_CPU_3_MAP_REG	E0_CPU_INTR_FROM_CPU_3_MAP_REG CPU_INTR_FROM_CPU_3 interrupt configuration register 0		R/W
INTERRUPT_COREO_ASSIST_DEBUG_INTR_MAP_REG	INTERRUPT_COREO_ASSIST_DEBUG_INTR_MAP_REG  ASSIST_DEBUG interrupt configuration register		R/W
INTERRUPT_COREO_DMA_APBPERI_PMS_MONITOR_VIOLATE_	dma_pms_monitor_violatile interrupt configuration register	0x0150	R/W
INTR_MAP_REG		0.0100	11///
INTERRUPT_COREO_CORE_O_IRAMO_PMS_MONITOR_VIOLATE	core0_IRam0_pms_monitor_violatile interrupt configuration register	0x0154	R/W
_INTR_MAP_REG		000104	1 1/ V V
INTERRUPT_COREO_CORE_O_DRAMO_PMS_MONITOR_VIOLATE	core0_DRam0_pms_monitor_violatile interrupt configuration register	0x0158	R/W
_INTR_MAP_REG		0,0100	1000
INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_	core0_PIF_pms_monitor_violatile interrupt configuration register	0x015C	R/W
INTR_MAP_REG		0,0100	1000
INTERRUPT_COREO_CORE_O_PIF_PMS_MONITOR_VIOLATE_	core0_PIF_pms_monitor_violatile_size interrupt configuration regis-	0x0160	R/W
SIZE_INTR_MAP_REG	ter	0,0100	1000
INTERRUPT_COREO_CORE_1_IRAMO_PMS_MONITOR_VIOLATE_	core1_IRam0_pms_monitor_violatile interrupt configuration register	0x0164	R/W
INTR_MAP_REG			. , , ,
	core1_DRam0_pms_monitor_violatile interrupt configuration register	0x0168	R/W
_INTR_MAP_REG		27.0.00	. ,

တ

Name	Description	Address	Access
INTERRUPT_COREO_CORE_1_PIF_PMS_MONITOR_VIOLATE_	core1_PIF_pms_monitor_violatile interrupt configuration register	0x016C	R/W
INTR_MAP_REG		UXUTOC	D/ VV
INTERRUPT_CORE0_CORE_1_PIF_PMS_MONITOR_VIOLATE_	core1_PIF_pms_monitor_violatile_size interrupt configuration regis-	0x0170	R/W
SIZE_INTR_MAP_REG	ter	000170	L/ / / /
INTERRUPT_COREO_BACKUP_PMS_VIOLATE_INTR_MAP_REG	BACKUP_PMS_MONITOR_VIOLATILE interrupt configuration regis-	0x0174	R/W
	ter		
INTERRUPT_COREO_CACHE_COREO_ACS_INT_MAP_REG	CACHE_CORE0_ACS interrupt configuration register	0x0178	R/W
INTERRUPT_COREO_CACHE_CORE1_ACS_INT_MAP_REG	CACHE_CORE1_ACS interrupt configuration register	0x017C	R/W
INTERRUPT_COREO_USB_DEVICE_INT_MAP_REG	USB_DEVICE interrupt configuration register	0x0180	R/W
INTERRUPT_COREO_PERI_BACKUP_INT_MAP_REG	PERI_BACKUP interrupt configuration register		R/W
INTERRUPT_COREO_DMA_EXTMEM_REJECT_INT_MAP_REG	DMA_EXTMEM_REJECT interrupt configuration register	0x0188	R/W
Status Registers			
INTERRUPT_COREO_INTR_STATUS_0_REG	Interrupt status register	0x018C	RO
INTERRUPT_COREO_INTR_STATUS_1_REG	Interrupt status register	0x0190	RO
INTERRUPT_COREO_INTR_STATUS_2_REG	Interrupt status register	0x0194	RO
INTERRUPT_COREO_INTR_STATUS_3_REG	Interrupt status register		RO
Clock Register			
INTERRUPT_COREO_CLOCK_GATE_REG	Clock gate register	0x019C	R/W
Version Register			
INTERRUPT_COREO_DATE_REG	Version control register	0x07FC	R/W

# 6.4.2 CPU1 Interrupt Register Summary

Name	Description	Address	Access
Configuration Registers			
INTERRUPT_CORE1_MAC_INTR_MAP_REG	MAC interrupt configuration register	0x0800	R/W
INTERRUPT_CORE1_MAC_NMI_MAP_REG	MAC_NMI interrupt configuration register	0x0804	R/W
INTERRUPT_CORE1_PWR_INTR_MAP_REG	PWR interrupt configuration register	0x0808	R/W
INTERRUPT_CORE1_BB_INT_MAP_REG	BB interrupt configuration register	0x080C	R/W

Name	Description	Address	Access
INTERRUPT_CORE1_BT_MAC_INT_MAP_REG	BB_MAC interrupt configuration register	0x0810	R/W
INTERRUPT_CORE1_BT_BB_INT_MAP_REG	BT_BB interrupt configuration register	0x0814	R/W
INTERRUPT_CORE1_BT_BB_NMI_MAP_REG	BT_BB_NMI interrupt configuration register	0x0818	R/W
INTERRUPT_CORE1_RWBT_IRQ_MAP_REG	RWBT_IRQ interrupt configuration register	0x081C	R/W
INTERRUPT_CORE1_RWBLE_IRQ_MAP_REG	RWBLE_IRQ interrupt configuration register	0x0820	R/W
INTERRUPT_CORE1_RWBT_NMI_MAP_REG	RWBT_NMI interrupt configuration register	0x0824	R/W
INTERRUPT_CORE1_RWBLE_NMI_MAP_REG	RWBLE_NMI interrupt configuration register	0x0828	R/W
INTERRUPT_CORE1_I2C_MST_INT_MAP_REG	I2C_MST interrupt configuration register	0x082C	R/W
INTERRUPT_CORE1_UHCI0_INTR_MAP_REG	UHCI0 interrupt configuration register	0x0838	R/W
INTERRUPT_CORE1_GPIO_INTERRUPT_PRO_MAP_REG	GPIO_INTERRUPT_PRO interrupt configuration register	0x0840	R/W
INTERRUPT_CORE1_GPIO_INTERRUPT_PRO_NMI_MAP_REG	GPIO_INTERRUPT_PRO_NMI Interrupt configuration register	0x0844	R/W
INTERRUPT_CORE1_SPI_INTR_1_MAP_REG	SPI_INTR_1 interrupt configuration register	0x0850	R/W
INTERRUPT_CORE1_SPI_INTR_2_MAP_REG	SPI_INTR_2 interrupt configuration register	0x0854	R/W
INTERRUPT_CORE1_SPI_INTR_3_MAP_REG	SPI_INTR_3 interrupt configuration register	0x0858	R/W
INTERRUPT_CORE1_LCD_CAM_INT_MAP_REG	LCD_CAM interrupt configuration register	0x0860	R/W
INTERRUPT_CORE1_I2S0_INT_MAP_REG	I2S0 interrupt configuration register	0x0864	R/W
INTERRUPT_CORE1_I2S1_INT_MAP_REG	I2S1 interrupt configuration register	0x0868	R/W
INTERRUPT_CORE1_UART_INTR_MAP_REG	UART interrupt configuration register	0x086C	R/W
INTERRUPT_CORE1_UART1_INTR_MAP_REG	UART1 interrupt configuration register	0x0870	R/W
INTERRUPT_CORE1_UART2_INTR_MAP_REG	UART2 interrupt configuration register	0x0874	R/W
INTERRUPT_CORE1_SDIO_HOST_INTERRUPT_MAP_REG	SDIO_HOST interrupt configuration register	0x0878	R/W
INTERRUPT_CORE1_PWM0_INTR_MAP_REG	PWM0 interrupt configuration register	0x087C	R/W
INTERRUPT_CORE1_PWM1_INTR_MAP_REG	PWM1 interrupt configuration register	0x0880	R/W
INTERRUPT_CORE1_LEDC_INT_MAP_REG	LEDC interrupt configuration register	0x088C	R/W
INTERRUPT_CORE1_EFUSE_INT_MAP_REG	EFUSE interrupt configuration register	0x0890	R/W
INTERRUPT_CORE1_CAN_INT_MAP_REG	CAN interrupt configuration register	0x0894	R/W
INTERRUPT_CORE1_USB_INTR_MAP_REG	USB interrupt configuration register	0x0898	R/W
INTERRUPT_CORE1_RTC_CORE_INTR_MAP_REG	RTC_CORE interrupt configuration register	0x089C	R/W
INTERRUPT_CORE1_RMT_INTR_MAP_REG	RMT interrupt configuration register	0x08A0	R/W

Name	Description	Address	Access
INTERRUPT_CORE1_PCNT_INTR_MAP_REG	PCNT interrupt configuration register	0x08A4	R/W
INTERRUPT_CORE1_I2C_EXT0_INTR_MAP_REG	I2C_EXT0 interrupt configuration register	0x08A8	R/W
INTERRUPT_CORE1_I2C_EXT1_INTR_MAP_REG	I2C_EXT1 interrupt configuration register	0x08AC	R/W
INTERRUPT_CORE1_TG_T1_INT_MAP_REG	TG_T1 interrupt configuration register	0x08CC	R/W
INTERRUPT_CORE1_TG_WDT_INT_MAP_REG	TG_WDT interrupt configuration register	0x08D0	R/W
INTERRUPT_CORE1_TG1_T0_INT_MAP_REG	TG1_T0 interrupt configuration register	0x08D4	R/W
INTERRUPT_CORE1_TG1_T1_INT_MAP_REG	TG1_T1 interrupt configuration register	0x08D8	R/W
INTERRUPT_CORE1_TG1_WDT_INT_MAP_REG	TG1_WDT interrupt configuration register	0x08DC	R/W
INTERRUPT_CORE1_CACHE_IA_INT_MAP_REG	CACHE_IA interrupt configuration register	0x08E0	R/W
INTERRUPT_CORE1_SYSTIMER_TARGET0_INT_MAP_REG	SYSTIMER_TARGET0 interrupt configuration register	0x08E4	R/W
INTERRUPT_CORE1_SYSTIMER_TARGET1_INT_MAP_REG	SYSTIMER_TARGET1 interrupt configuration register	0x08E8	R/W
INTERRUPT_CORE1_SYSTIMER_TARGET2_INT_MAP_REG	SYSTIMER_TARGET2 interrupt configuration register	0x08EC	R/W
INTERRUPT_CORE1_SPI_MEM_REJECT_INTR_MAP_REG	SPI_MEM_REJECT interrupt configuration register	0x08F0	R/W
INTERRUPT_CORE1_DCACHE_PRELOAD_INT_MAP_REG	DCACHE_PRELAOD interrupt configuration register		R/W
INTERRUPT_CORE1_ICACHE_PRELOAD_INT_MAP_REG	ICACHE_PRELOAD interrupt configuration register	0x08F8	R/W
INTERRUPT_CORE1_DCACHE_SYNC_INT_MAP_REG	DCACHE_SYNC interrupt configuration register	0x08FC	R/W
INTERRUPT_CORE1_ICACHE_SYNC_INT_MAP_REG	ICACHE_SYNC interrupt configuration register	0x0900	R/W
INTERRUPT_CORE1_APB_ADC_INT_MAP_REG	APB_ADC interrupt configuration register	0x0904	R/W
INTERRUPT_CORE1_DMA_IN_CH0_INT_MAP_REG	DMA_IN_CH0 interrupt configuration register	0x0908	R/W
INTERRUPT_CORE1_DMA_IN_CH1_INT_MAP_REG	DMA_IN_CH1 interrupt configuration register	0x090C	R/W
INTERRUPT_CORE1_DMA_IN_CH2_INT_MAP_REG	DMA_IN_CH2 interrupt configuration register	0x0910	R/W
INTERRUPT_CORE1_DMA_IN_CH3_INT_MAP_REG	DMA_IN_CH3 interrupt configuration register	0x0914	R/W
INTERRUPT_CORE1_DMA_IN_CH4_INT_MAP_REG	DMA_IN_CH4 interrupt configuration register	0x0918	R/W
INTERRUPT_CORE1_DMA_OUT_CH0_INT_MAP_REG	DMA_OUT_CH0 interrupt configuration register	0x091C	R/W
INTERRUPT_CORE1_DMA_OUT_CH1_INT_MAP_REG	DMA_OUT_CH1 interrupt configuration register	0x0920	R/W
INTERRUPT_CORE1_DMA_OUT_CH2_INT_MAP_REG	DMA_OUT_CH2 interrupt configuration register	0x0924	R/W
INTERRUPT_CORE1_DMA_OUT_CH3_INT_MAP_REG	DMA_OUT_CH3 interrupt configuration register	0x0928	R/W
INTERRUPT_CORE1_DMA_OUT_CH4_INT_MAP_REG	DMA_OUT_CH4 interrupt configuration register	0x092C	R/W
INTERRUPT_CORE1_RSA_INT_MAP_REG	RSA interrupt configuration register	0x0930	R/W

Name	Description	Address	Access
INTERRUPT_CORE1_AES_INT_MAP_REG	AES interrupt configuration register		R/W
INTERRUPT_CORE1_SHA_INT_MAP_REG	SHA interrupt configuration register	0x0938	R/W
INTERRUPT_CORE1_CPU_INTR_FROM_CPU_0_MAP_REG	CPU_INTR_FROM_CPU_0 interrupt configuration register	0x093C	R/W
INTERRUPT_CORE1_CPU_INTR_FROM_CPU_1_MAP_REG	CPU_INTR_FROM_CPU_1 interrupt configuration register	0x0940	R/W
INTERRUPT_CORE1_CPU_INTR_FROM_CPU_2_MAP_REG	CPU_INTR_FROM_CPU_2 interrupt configuration register	0x0944	R/W
INTERRUPT_CORE1_CPU_INTR_FROM_CPU_3_MAP_REG	CPU_INTR_FROM_CPU_3 interrupt configuration register	0x0948	R/W
INTERRUPT_CORE1_ASSIST_DEBUG_INTR_MAP_REG	ASSIST_DEBUG interrupt configuration register	0x094C	R/W
INTERRUPT_CORE1_DMA_APBPERI_PMS_MONITOR_VIOLATE_ INTR_MAP_REG	dma_pms_monitor_violatile interrupt configuration register	0x0950	R/W
INTERRUPT_CORE1_CORE_0_IRAM0_PMS_MONITOR_VIOLATE _INTR_MAP_REG	core0_IRam0_pms_monitor_violatile interrupt configuration register	0x0954	R/W
INTERRUPT_CORE1_CORE_0_DRAM0_PMS_MONITOR_VIOLATE _INTR_MAP_REG	core0_DRam0_pms_monitor_violatile interrupt configuration register	0x0958	R/W
INTERRUPT_CORE1_CORE_0_PIF_PMS_MONITOR_VIOLATE_ INTR_MAP_REG	core0_PIF_pms_monitor_violatile interrupt configuration register	0x095C	R/W
INTERRUPT_CORE1_CORE_0_PIF_PMS_MONITOR_VIOLATE_ SIZE_INTR_MAP_REG	core0_PIF_pms_monitor_violatile_size interrupt configuration register	0x0960	R/W
INTERRUPT_CORE1_CORE_1_IRAM0_PMS_MONITOR_VIOLATE_ INTR_MAP_REG	core1_IRam0_pms_monitor_violatile interrupt configuration register	0x0964	R/W
INTERRUPT_CORE1_CORE_1_DRAM0_PMS_MONITOR_VIOLATEINTR_MAP_REG	core1_DRam0_pms_monitor_violatile interrupt configuration register	0x0968	R/W
INTERRUPT_CORE1_CORE_1_PIF_PMS_MONITOR_VIOLATE_ INTR_MAP_REG	core1_PIF_pms_monitor_violatile interrupt configuration register	0x096C	R/W
INTERRUPT_CORE1_CORE_1_PIF_PMS_MONITOR_VIOLATE_ SIZE_INTR_MAP_REG	core1_PIF_pms_monitor_violatile_size interrupt configuration register	0x0970	R/W
INTERRUPT_CORE1_BACKUP_PMS_VIOLATE_INTR_MAP_REG	BACKUP_PMS_MONITOR_VIOLATILE interrupt configuration register	0x0974	R/W
INTERRUPT_CORE1_CACHE_CORE0_ACS_INT_MAP_REG	CACHE_COREO_ACS interrupt configuration register REG	0x0978	R/W
INTERRUPT_CORE1_CACHE_CORE1_ACS_INT_MAP_REG	CACHE_CORE1_ACS interrupt configuration register REG	0x097C	R/W

Name	Description		Access	
INTERRUPT_CORE1_USB_DEVICE_INT_MAP_REG	USB_DEVICE interrupt configuration register	0x0980	R/W	
INTERRUPT_CORE1_PERI_BACKUP_INT_MAP_REG	PERI_BACKUP interrupt configuration register	0x0984	R/W	
INTERRUPT_CORE1_DMA_EXTMEM_REJECT_INT_MAP_REG	DMA_EXTMEM_REJECT interrupt configuration register	0x0988	R/W	
Status Registers				
INTERRUPT_CORE1_INTR_STATUS_0_REG	Interrupt status register	0x098C	RO	
INTERRUPT_CORE1_INTR_STATUS_1_REG	Interrupt status register	0x0990	RO	
INTERRUPT_CORE1_INTR_STATUS_2_REG	Interrupt status register	0x0994	RO	
INTERRUPT_CORE1_INTR_STATUS_3_REG	Interrupt status register	0x0998	RO	
Clock Register				
INTERRUPT_CORE1_CLOCK_GATE_REG	Clock gate register	0x099C	R/W	
Version Register				
INTERRUPT_CORE1_DATE_REG	Version control register	0x0FFC	R/W	


# 6.5 Registers

# 6.5.1 CPU0 Interrupt Registers

```
Register 6.1. INTERRUPT_COREO_MAC_INTR_MAP_REG (0x0000)
        Register 6.2. INTERRUPT_COREO_MAC_NMI_MAP_REG (0x0004)
       Register 6.3. INTERRUPT_COREO_PWR_INTR_MAP_REG (0x0008)
        Register 6.4. INTERRUPT_COREO_BB_INT_MAP_REG (0x000C)
      Register 6.5. INTERRUPT COREO BT MAC INT MAP REG (0x0010)
       Register 6.6. INTERRUPT COREO BT BB INT MAP REG (0x0014)
       Register 6.7. INTERRUPT COREO BT BB NMI MAP REG (0x0018)
       Register 6.8. INTERRUPT_COREO_RWBT_IRQ_MAP_REG (0x001C)
       Register 6.9. INTERRUPT_COREO_RWBLE_IRQ_MAP_REG (0x0020)
      Register 6.10. INTERRUPT_COREO_RWBT_NMI_MAP_REG (0x0024)
      Register 6.11. INTERRUPT_COREO_RWBLE_NMI_MAP_REG (0x0028)
     Register 6.12. INTERRUPT_COREO_I2C_MST_INT_MAP_REG (0x002C)
      Register 6.13. INTERRUPT_COREO_UHCIO_INTR_MAP_REG (0x0038)
 Register 6.14. INTERRUPT_COREO_GPIO_INTERRUPT_PRO_MAP_REG (0x0040)
Register 6.15. INTERRUPT_COREO_GPIO_INTERRUPT_PRO_NMI_MAP_REG (0x0044)
      Register 6.16. INTERRUPT_COREO_SPI_INTR_1_MAP_REG (0x0050)
      Register 6.17. INTERRUPT_COREO_SPI_INTR_2_MAP_REG (0x0054)
      Register 6.18. INTERRUPT_COREO_SPI_INTR_3_MAP_REG (0x0058)
     Register 6.19. INTERRUPT_COREO_LCD_CAM_INT_MAP_REG (0x0060)
       Register 6.20. INTERRUPT_COREO_I2SO_INT_MAP_REG (0x0064)
       Register 6.21. INTERRUPT_COREO_I2S1_INT_MAP_REG (0x0068)
      Register 6.22. INTERRUPT_COREO_UART_INTR_MAP_REG (0x006C)
      Register 6.23. INTERRUPT_COREO_UART1_INTR_MAP_REG (0x0070)
      Register 6.24. INTERRUPT_COREO_UART2_INTR_MAP_REG (0x0074)
 Register 6.25. INTERRUPT COREO SDIO HOST INTERRUPT MAP REG (0x0078)
      Register 6.26. INTERRUPT COREO PWMO INTR MAP REG (0x007C)
      Register 6.27. INTERRUPT COREO PWM1 INTR MAP REG (0x0080)
       Register 6.28. INTERRUPT_COREO_LEDC_INT_MAP_REG (0x008C)
      Register 6.29. INTERRUPT_COREO_EFUSE_INT_MAP_REG (0x0090)
       Register 6.30. INTERRUPT_COREO_CAN_INT_MAP_REG (0x0094)
       Register 6.31. INTERRUPT_COREO_USB_INTR_MAP_REG (0x0098)
    Register 6.32. INTERRUPT_COREO_RTC_CORE_INTR_MAP_REG (0x009C)
```


```
Register 6.33. INTERRUPT COREO RMT INTR MAP REG (0x00A0)
     Register 6.34. INTERRUPT COREO PONT INTR MAP REG (0x00A4)
    Register 6.35. INTERRUPT_COREO_I2C_EXTO_INTR_MAP_REG (0x00A8)
    Register 6.36. INTERRUPT_COREO_I2C_EXT1_INTR_MAP_REG (0x00AC)
      Register 6.37. INTERRUPT_COREO_TG_TO_INT_MAP_REG (0x00C8)
     Register 6.38. INTERRUPT_COREO_TG_T1_INT_MAP_REG (0x00CC)
     Register 6.39. INTERRUPT_COREO_TG_WDT_INT_MAP_REG (0x00D0)
     Register 6.40. INTERRUPT_COREO_TG1_TO_INT_MAP_REG (0x00D4)
     Register 6.41. INTERRUPT_COREO_TG1_T1_INT_MAP_REG (0x00D8)
    Register 6.42. INTERRUPT_COREO_TG1_WDT_INT_MAP_REG (0x00DC)
    Register 6.43. INTERRUPT_COREO_CACHE_IA_INT_MAP_REG (0x00E0)
Register 6.44. INTERRUPT_COREO_SYSTIMER_TARGETO_INT_MAP_REG (0x00E4)
Register 6.45. INTERRUPT_COREO_SYSTIMER_TARGET1_INT_MAP_REG (0x00E8)
Register 6.46. INTERRUPT_COREO_SYSTIMER_TARGET2_INT_MAP_REG (0x00EC)
Register 6.47. INTERRUPT_COREO_SPI_MEM_REJECT_INTR_MAP_REG (0x00F0)
Register 6.48. INTERRUPT_COREO_DCACHE_PRELOAD_INT_MAP_REG (0x00F4)
 Register 6.49. INTERRUPT_COREO_ICACHE_PRELOAD_INT_MAP_REG (0x00F8)
  Register 6.50. INTERRUPT_COREO_DCACHE_SYNC_INT_MAP_REG (0x00FC)
  Register 6.51. INTERRUPT_COREO_ICACHE_SYNC_INT_MAP_REG (0x0100)
    Register 6.52. INTERRUPT_COREO_APB_ADC_INT_MAP_REG (0x0104)
   Register 6.53. INTERRUPT_COREO_DMA_IN_CHO_INT_MAP_REG (0x0108)
   Register 6.54. INTERRUPT_COREO_DMA_IN_CH1_INT_MAP_REG (0x010C)
   Register 6.55. INTERRUPT_COREO_DMA_IN_CH2_INT_MAP_REG (0x0110)
   Register 6.56. INTERRUPT_COREO_DMA_IN_CH3_INT_MAP_REG (0x0114)
   Register 6.57. INTERRUPT_COREO_DMA_IN_CH4_INT_MAP_REG (0x0118)
  Register 6.58. INTERRUPT_COREO_DMA_OUT_CHO_INT_MAP_REG (0x011C)
  Register 6.59. INTERRUPT_COREO_DMA_OUT_CH1_INT_MAP_REG (0x0120)
  Register 6.60. INTERRUPT COREO DMA OUT CH2 INT MAP REG (0x0124)
  Register 6.61. INTERRUPT_COREO_DMA_OUT_CH3_INT_MAP_REG (0x0128)
  Register 6.62. INTERRUPT_COREO_DMA_OUT_CH4_INT_MAP_REG (0x012C)
       Register 6.63. INTERRUPT_COREO_RSA_INT_MAP_REG (0x0130)
       Register 6.64. INTERRUPT_COREO_AES_INT_MAP_REG (0x0134)
      Register 6.65. INTERRUPT_COREO_SHA_INT_MAP_REG (0x0138)
Register 6.66. INTERRUPT_COREO_CPU_INTR_FROM_CPU_O_MAP_REG (0x013C)
Register 6.67. INTERRUPT_COREO_CPU_INTR_FROM_CPU_1_MAP_REG (0x0140)
```

```
Register 6.68. INTERRUPT COREO CPU INTR FROM CPU 2 MAP REG (0x0144)
         Register 6.69. INTERRUPT_COREO_CPU_INTR_FROM_CPU_3_MAP_REG (0x0148)
           Register 6.70. INTERRUPT_COREO_ASSIST_DEBUG_INTR_MAP_REG (0x014C)
 Register 6.71. INTERRUPT_COREO_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP_REG (0x0150)
Register 6.72. INTERRUPT_CORE0_CORE_0_RAMO_PMS_MONITOR_VIOLATE_INTR_MAP_REG (0x0154)
Register 6.73. INTERRUPT_COREO_CORE_O_DRAMO_PMS_MONITOR_VIOLATE_INTR_MAP_REG (0x0158)
  Register 6.74. INTERRUPT_COREO_CORE_O_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_REG (0x015C)
Register 6.75. INTERRUPT_COREO_CORE_O_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_REG (0x0160)
Register 6.76. INTERRUPT COREO CORE 1 IRAMO PMS MONITOR VIOLATE INTR MAP REG (0x0164)
Register 6.77. INTERRUPT_COREO_CORE_1_DRAMO_PMS_MONITOR_VIOLATE_INTR_MAP_REG (0x0168)
  Register 6.78. INTERRUPT COREO CORE 1 PIF PMS MONITOR VIOLATE INTR MAP REG (0x016C)
Register 6.79. INTERRUPT_COREO_CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_REG (0x0170)
       Register 6.80. INTERRUPT_COREO_BACKUP_PMS_VIOLATE_INTR_MAP_REG (0x0174)
         Register 6.81. INTERRUPT_COREO_CACHE_COREO_ACS_INT_MAP_REG (0x0178)
         Register 6.82. INTERRUPT_CORE0_CACHE_CORE1_ACS_INT_MAP_REG (0x017C)
            Register 6.83. INTERRUPT COREO USB DEVICE INT MAP REG (0x0180)
            Register 6.84. INTERRUPT_COREO_PERI_BACKUP_INT_MAP_REG (0x0184)
        Register 6.85. INTERRUPT_COREO_DMA_EXTMEM_REJECT_INT_MAP_REG (0x0188)
```




**INTERRUPT\_CORE0\_SOURCE\_Y\_MAP** Map interrupt signal of Source\_Y to one of CPU0 external interrupt, can be configured as 0 ~ 5, 8 ~ 10, 12 ~ 14, 17 ~ 28, 30 ~ 31. The remaining values are invalid. For Source\_Y, see Table 6-1. (R/W)

Register 6.86. INTERRUPT COREO INTR STATUS 0 REG (0x018C)




INTERRUPT\_COREO\_INTR\_STATUS\_0 This register stores the status of the first 32 interrupt sources. (RO)

Register 6.87. INTERRUPT\_COREO\_INTR\_STATUS\_1\_REG (0x0190)




INTERRUPT\_COREO\_INTR\_STATUS\_1 This register stores the status of the second 32 interrupt sources. (RO)

Register 6.88. INTERRUPT\_COREO\_INTR\_STATUS\_2\_REG (0x0194)




INTERRUPT\_COREO\_INTR\_STATUS\_2 This register stores the status of the third 32 interrupt sources. (RO)

Register 6.89. INTERRUPT\_COREO\_INTR\_STATUS\_3\_REG (0x0198)




**INTERRUPT\_COREO\_INTR\_STATUS\_3** This register stores the status of the last 3 interrupt sources. (RO)

Register 6.90. INTERRUPT COREO CLOCK GATE REG (0x019C)



INTERRUPT\_COREO\_CLK\_EN This register is used to control clock-gating of interrupt matrix. (R/W)

Register 6.91. INTERRUPT\_CORE0\_DATE\_REG (0x07FC)



INTERRUPT\_COREO\_INTERRUPT\_DATE Version control register (R/W)

# 6.5.2 CPU1 Interrupt Registers


Register 6.92. INTERRUPT\_CORE1\_MAC\_INTR\_MAP\_REG (0x0800)
Register 6.93. INTERRUPT\_CORE1\_MAC\_NMI\_MAP\_REG (0x0804)
Register 6.94. INTERRUPT\_CORE1\_PWR\_INTR\_MAP\_REG (0x0808)
Register 6.95. INTERRUPT\_CORE1\_BB\_INT\_MAP\_REG (0x080C)
Register 6.96. INTERRUPT\_CORE1\_BT\_MAC\_INT\_MAP\_REG (0x0810)
Register 6.97. INTERRUPT\_CORE1\_BT\_BB\_INT\_MAP\_REG (0x0814)
Register 6.98. INTERRUPT\_CORE1\_BT\_BB\_NMI\_MAP\_REG (0x0818)
Register 6.99. INTERRUPT\_CORE1\_RWBT\_IRQ\_MAP\_REG (0x081C)
Register 6.100. INTERRUPT\_CORE1\_RWBLE\_IRQ\_MAP\_REG (0x0820)
Register 6.101. INTERRUPT\_CORE1\_RWBLE\_NMI\_MAP\_REG (0x0824)
Register 6.102. INTERRUPT\_CORE1\_RWBLE\_NMI\_MAP\_REG (0x0828)
Register 6.103. INTERRUPT\_CORE1\_IRWBLE\_NMI\_MAP\_REG (0x0826)
Register 6.103. INTERRUPT\_CORE1\_IRWBLE\_NMI\_MAP\_REG (0x0826)

```
Register 6.104. INTERRUPT CORE1 UHCIO INTR MAP REG (0x0838)
 Register 6.105. INTERRUPT CORE1 GPIO INTERRUPT PRO MAP REG (0x0840)
Register 6.106. INTERRUPT_CORE1_GPIO_INTERRUPT_PRO_NMI_MAP_REG (0x0844)
      Register 6.107. INTERRUPT_CORE1_SPI_INTR_1_MAP_REG (0x0850)
      Register 6.108. INTERRUPT_CORE1_SPI_INTR_2_MAP_REG (0x0854)
      Register 6.109. INTERRUPT_CORE1_SPI_INTR_3_MAP_REG (0x0858)
     Register 6.110. INTERRUPT_CORE1_LCD_CAM_INT_MAP_REG (0x0860)
       Register 6.111. INTERRUPT_CORE1_I2SO_INT_MAP_REG (0x0864)
       Register 6.112. INTERRUPT_CORE1_I2S1_INT_MAP_REG (0x0868)
      Register 6.113. INTERRUPT_CORE1_UART_INTR_MAP_REG (0x086C)
      Register 6.114. INTERRUPT_CORE1_UART1_INTR_MAP_REG (0x0870)
      Register 6.115. INTERRUPT_CORE1_UART2_INTR_MAP_REG (0x0874)
 Register 6.116. INTERRUPT_CORE1_SDIO_HOST_INTERRUPT_MAP_REG (0x0878)
      Register 6.117. INTERRUPT_CORE1_PWMO_INTR_MAP_REG (0x087C)
      Register 6.118. INTERRUPT_CORE1_PWM1_INTR_MAP_REG (0x0880)
       Register 6.119. INTERRUPT_CORE1_LEDC_INT_MAP_REG (0x088C)
      Register 6.120. INTERRUPT_CORE1_EFUSE_INT_MAP_REG (0x0890)
       Register 6.121. INTERRUPT_CORE1_CAN_INT_MAP_REG (0x0894)
       Register 6.122. INTERRUPT_CORE1_USB_INTR_MAP_REG (0x0898)
    Register 6.123. INTERRUPT_CORE1_RTC_CORE_INTR_MAP_REG (0x089C)
       Register 6.124. INTERRUPT_CORE1_RMT_INTR_MAP_REG (0x08A0)
      Register 6.125. INTERRUPT_CORE1_PCNT_INTR_MAP_REG (0x08A4)
     Register 6.126. INTERRUPT_CORE1_I2C_EXTO_INTR_MAP_REG (0x08A8)
    Register 6.127. INTERRUPT_CORE1_I2C_EXT1_INTR_MAP_REG (0x08AC)
      Register 6.128. INTERRUPT_CORE1_TG_TO_INT_MAP_REG (0x08C8)
      Register 6.129. INTERRUPT_CORE1_TG_T1_INT_MAP_REG (0x08CC)
     Register 6.130. INTERRUPT_CORE1_TG_WDT_INT_MAP_REG (0x08D0)
      Register 6.131. INTERRUPT CORE1 TG1 TO INT MAP REG (0x08D4)
      Register 6.132. INTERRUPT_CORE1_TG1_T1_INT_MAP_REG (0x08D8)
     Register 6.133. INTERRUPT_CORE1_TG1_WDT_INT_MAP_REG (0x08DC)
     Register 6.134. INTERRUPT_CORE1_CACHE_IA_INT_MAP_REG (0x08E0)
 Register 6.135. INTERRUPT_CORE1_SYSTIMER_TARGETO_INT_MAP_REG (0x08E4)
 Register 6.136. INTERRUPT_CORE1_SYSTIMER_TARGET1_INT_MAP_REG (0x08E8)
Register 6.137. INTERRUPT_CORE1_SYSTIMER_TARGET2_INT_MAP_REG (0x08EC)
 Register 6.138. INTERRUPT_CORE1_SPI_MEM_REJECT_INTR_MAP_REG (0x08F0)
```

```
Register 6.139. INTERRUPT CORE1 DCACHE PRELOAD INT MAP REG (0x08F4)
          Register 6.140. INTERRUPT_CORE1_ICACHE_PRELOAD_INT_MAP_REG (0x08F8)
           Register 6.141. INTERRUPT_CORE1_DCACHE_SYNC_INT_MAP_REG (0x08FC)
            Register 6.142. INTERRUPT_CORE1_ICACHE_SYNC_INT_MAP_REG (0x0900)
              Register 6.143. INTERRUPT_CORE1_APB_ADC_INT_MAP_REG (0x0904)
            Register 6.144. INTERRUPT_CORE1_DMA_IN_CHO_INT_MAP_REG (0x0908)
            Register 6.145. INTERRUPT_CORE1_DMA_IN_CH1_INT_MAP_REG (0x090C)
            Register 6.146. INTERRUPT CORE1 DMA IN CH2 INT MAP REG (0x0910)
            Register 6.147. INTERRUPT_CORE1_DMA_IN_CH3_INT_MAP_REG (0x0914)
            Register 6.148. INTERRUPT_CORE1_DMA_IN_CH4_INT_MAP_REG (0x0918)
           Register 6.149. INTERRUPT CORE1 DMA OUT CHO INT MAP REG (0x091C)
           Register 6.150. INTERRUPT_CORE1_DMA_OUT_CH1_INT_MAP_REG (0x0920)
           Register 6.151. INTERRUPT CORE1 DMA OUT CH2 INT MAP REG (0x0924)
           Register 6.152. INTERRUPT CORE1 DMA OUT CH3 INT MAP REG (0x0928)
           Register 6.153. INTERRUPT_CORE1_DMA_OUT_CH4_INT_MAP_REG (0x092C)
                Register 6.154. INTERRUPT_CORE1_RSA_INT_MAP_REG (0x0930)
                Register 6.155. INTERRUPT_CORE1_AES_INT_MAP_REG (0x0934)
                Register 6.156. INTERRUPT_CORE1_SHA_INT_MAP_REG (0x0938)
         Register 6.157. INTERRUPT_CORE1_CPU_INTR_FROM_CPU_0_MAP_REG (0x093C)
         Register 6.158. INTERRUPT_CORE1_CPU_INTR_FROM_CPU_1_MAP_REG (0x0940)
         Register 6.159. INTERRUPT_CORE1_CPU_INTR_FROM_CPU_2_MAP_REG (0x0944)
         Register 6.160. INTERRUPT_CORE1_CPU_INTR_FROM_CPU_3_MAP_REG (0x0948)
           Register 6.161. INTERRUPT_CORE1_ASSIST_DEBUG_INTR_MAP_REG (0x094C)
 Register 6.162. INTERRUPT_CORE1_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP_REG (0x0950)
Register 6.163. INTERRUPT CORE O IRAMO PMS MONITOR VIOLATE INTR MAP REG (0x0954)
Register 6.164. INTERRUPT_CORE1_CORE_0_DRAMO_PMS_MONITOR_VIOLATE_INTR_MAP_REG (0x0958)
 Register 6.165. INTERRUPT_CORE1_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_REG (0x095C)
Register
         6.166.
                    INTERRUPT_CORE1_CORE_O_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_REG
(0x0960)
Register 6.167. INTERRUPT_CORE1_CORE_1_IRAMO_PMS_MONITOR_VIOLATE_INTR_MAP_REG (0x0964)
Register 6.168. INTERRUPT_CORE1_CORE_1_DRAMO_PMS_MONITOR_VIOLATE_INTR_MAP_REG (0x0968)
 Register 6.169. INTERRUPT_CORE1_CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_REG (0x096C)
Register
         6.170.
                    INTERRUPT_CORE1_CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_REG
(0x0970)
       Register 6.171. INTERRUPT_CORE1_BACKUP_PMS_VIOLATE_INTR_MAP_REG (0x0974)
```


Register 6.172. INTERRUPT\_CORE1\_CACHE\_COREO\_ACS\_INT\_MAP\_REG (0x0978)

Register 6.173. INTERRUPT\_CORE1\_CACHE\_CORE1\_ACS\_INT\_MAP\_REG (0x097C) Register 6.174. INTERRUPT\_CORE1\_USB\_DEVICE\_INT\_MAP\_REG (0x0980) Register 6.175. INTERRUPT\_CORE1\_PERI\_BACKUP\_INT\_MAP\_REG (0x0984) Register 6.176. INTERRUPT\_CORE1\_DMA\_EXTMEM\_REJECT\_INT\_MAP\_REG (0x0988)




INTERRUPT\_CORE1\_SOURCE\_Y\_MAP Map interrupt signal of Source\_Y to one of CPU1 external interrupt, can be configured as 0 ~ 5, 8 ~ 10, 12 ~ 14, 17 ~ 28, 30 ~ 31. The remaining values are invalid. For Source\_Y, see Table 6-1. (R/W)

Register 6.177. INTERRUPT\_CORE1\_INTR\_STATUS\_0\_REG (0x098C)




INTERRUPT\_CORE1\_INTR\_STATUS\_0 This register stores the status of the first 32 interrupt sources. (RO)

Register 6.178. INTERRUPT\_CORE1\_INTR\_STATUS\_1\_REG (0x0990)




INTERRUPT\_CORE1\_INTR\_STATUS\_1 This register stores the status of the second 32 interrupt sources. (RO)

Register 6.179. INTERRUPT\_CORE1\_INTR\_STATUS\_2\_REG (0x0994)




INTERRUPT\_CORE1\_INTR\_STATUS\_2 This register stores the status of the third 32 interrupt sources. (RO)

Register 6.180. INTERRUPT\_CORE1\_INTR\_STATUS\_3\_REG (0x0998)




**INTERRUPT\_CORE1\_INTR\_STATUS\_3** This register stores the status of the last 3 interrupt sources. (RO)

Register 6.181. INTERRUPT\_CORE1\_CLOCK\_GATE\_REG (0x099C)



INTERRUPT\_CORE1\_CLK\_EN This register is used to control clock-gating of interrupt matrix. (R/W)

Register 6.182. INTERRUPT\_CORE1\_DATE\_REG (0x0FFC)



# 7 Timer Group (TIMG)

# 7.1 Overview

General purpose timers can be used to precisely time an interval, trigger an interrupt after a particular interval (periodically and aperiodically), or act as a hardware clock. As shown in Figure 7-1, the ESP32-S3 chip contains two timer groups, namely timer group 0 and timer group 1. Each timer group consists of two general purpose timers referred to as Tx (where x is 0 or 1) and one Main System Watchdog Timer. All general purpose timers are based on 16-bit prescalers and 54-bit auto-reload-capable up-down counters.




Figure 7-1. Timer Units within Groups

Note that while the Main System Watchdog Timer registers are described in this chapter, their functional description is included in the Chapter 8 *Watchdog Timers*. Therefore, the term 'timers' within this chapter refers to the general purpose timers.

The timers' features are summarized as follows:

- A 16-bit clock prescaler, from 2 to 65536
- A 54-bit time-base counter programmable to incrementing or decrementing
- Able to read real-time value of the time-base counter
- Halting and resuming the time-base counter
- Programmable alarm generation
- Timer value reload (Auto-reload at alarm or software-controlled instant reload)
- Level interrupt generation

# 7.2 Functional Description




Figure 7-2. Timer Group Architecture

Figure 7-2 is a diagram of timer Tx in a timer group. Tx contains a clock selector, a 16-bit integer divider as a prescaler, a timer-based counter and a comparator for alarm generation.

### 7.2.1 16-bit Prescaler and Clock Selection

Each timer can select between the APB clock (APB\_CLK) or external clock (XTAL\_CLK) as its clock source by setting the TIMG\_Tx\_USE\_XTAL field of the TIMG\_TxCONFIG\_REG register. The clock is then divided by a 16-bit prescaler to generate the time-base counter clock (TB\_CLK) used by the time-base counter. When the TIMG\_Tx\_DIVIDER field is configured as 2 ~ 65536, the divisor of the prescaler would be 2 ~ 65536. Note that programming value 0 to TIMG\_Tx\_DIVIDER will result in the divisor being 65536. When the prescaler is set to 1, the actual divisor is 2, so the timer counter value represents the half of real time.

Before you modify the 16-bit prescaler, the timer must be disabled (i.e. TIMG\_Tx\_EN should be cleared). Otherwise, the result can be unpredictable.

### 7.2.2 54-bit Time-base Counter

The 54-bit time-base counters are based on TB\_CLK and can be configured to increment or decrement via the TIMG\_Tx\_INCREASE field. The time-base counter can be enabled or disabled by setting or clearing the TIMG\_Tx\_EN field, respectively. When enabled, the time-base counter increments or decrements on each cycle of TB\_CLK. When disabled, the time-base counter is essentially frozen. Note that the TIMG\_Tx\_INCREASE field can be changed while TIMG\_Tx\_EN is set and this will cause the time-base counter to change direction instantly.

To read the 54-bit value of the time-base counter, the timer value must be latched to two registers before being read by the CPU (due to the CPU being 32-bit). By writing any value to the TIMG\_TxUPDATE\_REG, the current value of the 54-bit timer is instantly latched into the TIMG\_TxLO\_REG and TIMG\_TxHI\_REG registers containing the lower 32-bits and higher 22-bits, respectively. TIMG\_TxLO\_REG and TIMG\_TxHI\_REG registers will remain unchanged for the CPU to read in its own time until TIMG\_TxUPDATE\_REG is written to again.

## 7.2.3 Alarm Generation

A timer can be configured to trigger an alarm when the timer's current value matches the alarm value. An alarm will cause an interrupt to occur and (optionally) an automatic reload of the timer's current value (see Section 7.2.4). The 54-bit alarm value is configured using TIMG\_TxALARMLO\_REG and TIMG\_TxALARMHI\_REG, which represent the lower 32-bits and higher 22-bits of the alarm value, respectively. However, the configured alarm

value is ineffective until the alarm is enabled by setting the TIMG\_Tx\_ALARM\_EN field. To avoid alarm being enabled 'too late' (i.e. the timer value has already passed the alarm value when the alarm is enabled), the hardware will trigger the alarm immediately if the current timer value is higher than the alarm value (within a defined range) when the up-down counter increments, or lower than the alarm value (within a defined range) of when the up-down counter decrements. Table 7-1 and Table 7-2 show the relationship between the current value of the timer, the alarm value, and when an alarm is triggered. The current time value and the alarm value are defined as follows:

- TIMG\_VALUE = {TIMG\_TxHI\_REG, TIMG\_TxLO\_REG}
- ALARM\_VALUE = {TIMG\_TxALARMHI\_REG, TIMG\_TxALARMLO\_REG}

Table 7-1. Alarm Generation When Up-Down Counter Increments

Scenario	Range	Alarm
1	ALARM_VALUE $-$ TIMG_VALUE $> 2^{53}$	Triggered
2	$0 < \text{ALARM\_VALUE} - \text{TIMG\_VALUE} \le 2^{53}$	Triggered when the up-down counter counts
	0 < ALANIVI_VALUE — TIIVIG_VALUE \( \sum_2^2 \)	TIMG_VALUE up to ALARM_VALUE
3	$0 \leq TIMG\_VALUE - ALARM\_VALUE < 2^{53}$	Triggered
		Triggered when the up-down counter restarts
4	4 TIMO VALLE ALADMA VALLE > 953	counting up from 0 after reaching the timer's
4	TIMG_VALUE — ALARM_VALUE $\geq 2^{53}$	maximum value and counts TIMG_VALUE up
		to ALARM_VALUE

Table 7-2. Alarm Generation When Up-Down Counter Decrements

Scenario	Range	Alarm
5	TIMG_VALUE $-$ ALARM_VALUE $> 2^{53}$	Triggered
6	$0 < \text{TIMG\_VALUE} - \text{ALARM\_VALUE} \le 2^{53}$	Triggered when the up-down counter counts
0	0 < TIIVIG_VALUE — ALANIVI_VALUE \( \leq 2 \)	TIMG_VALUE down to ALARM_VALUE
7	$0 \leq {\sf ALARM\_VALUE} - {\sf TIMG\_VALUE} < 2^{53}$	Triggered
		Triggered when the up-down counter restarts
0	8 ALARM_VALUE — TIMG_VALUE $\geq 2^{53}$	counting down from the timer's maximum value
0		after reaching the minimum value and counts
		TIMG_VALUE down to ALARM_VALUE

When an alarm occurs, the TIMG\_Tx\_ALARM\_EN field is automatically cleared and no alarm will occur again until the TIMG\_Tx\_ALARM\_EN is set next time.

#### 7.2.4 Timer Reload

A timer is reloaded when a timer's current value is overwritten with a reload value stored in the TIMG\_Tx\_LOAD\_LO and TIMG\_Tx\_LOAD\_HI fields that correspond to the lower 32-bits and higher 22-bits of the timer's new value, respectively. However, writing a reload value to TIMG\_Tx\_LOAD\_LO and TIMG\_Tx\_LOAD\_HI will not cause the timer's current value to change. Instead, the reload value is ignored by the timer until a reload event occurs. A reload event can be triggered either by a software instant reload or an auto-reload at alarm.

A software instant reload is triggered by the CPU writing any value to TIMG\_TxLOAD\_REG, which causes the timer's current value to be instantly reloaded. If TIMG\_Tx\_EN is set, the timer will continue incrementing or decrementing from the new value. If TIMG\_Tx\_EN is cleared, the timer will remain frozen at the new value until counting is re-enabled.

An auto-reload at alarm will cause a timer reload when an alarm occurs, thus allowing the timer to continue incrementing or decrementing from the reload value. This is generally useful for resetting the timer's value when using periodic alarms. To enable auto-reload at alarm, the TIMG\_Tx\_AUTORELOAD field should be set. If not enabled, the timer's value will continue to increment or decrement past the alarm value after an alarm.

# 7.2.5 SLOW\_CLK Frequency Calculation

Via XTAL\_CLK, a timer could calculate the frequency of clock sources for SLOW\_CLK (i.e. RTC\_CLK, RTC20M\_D256\_CLK, and XTAL32K\_CLK) as follows:

- 1. Start periodic or one-shot frequency calculation;
- Once receiving the signal to start calculation, the counter of XTAL\_CLK and the counter of SLOW\_CLK begin to work at the same time. When the counter of SLOW\_CLK counts to C0, the two counters stop counting simultaneously;
- 3. Assume the value of XTAL\_CLK's counter is C1, and the frequency of SLOW\_CLK would be calculated as:  $f\_rtc = \frac{C0 \times f\_XTAL\_CLK}{C1}$

# 7.2.6 Interrupts

Each timer has its own interrupt line that can be routed to the CPU, and thus each timer group has a total of three interrupt lines. Timers generate level interrupts that must be explicitly cleared by the CPU on each triggering.

Interrupts are triggered after an alarm (or stage timeout for watchdog timers) occurs. Level interrupts will be held high after an alarm (or stage timeout) occurs, and will remain so until manually cleared. To enable a timer's interrupt, the TIMG\_Tx\_INT\_ENA bit should be set.

The interrupts of each timer group are governed by a set of registers. Each timer within the group has a corresponding bit in each of these registers:

- TIMG\_Tx\_INT\_RAW: An alarm event sets it to 1. The bit will remain set until the timer's corresponding bit in TIMG\_Tx\_INT\_CLR is written.
- TIMG\_WDT\_INT\_RAW: A stage time out will set the timer's bit to 1. The bit will remain set until the timer's corresponding bit in TIMG\_WDT\_INT\_CLR is written.
- TIMG\_Tx\_INT\_ST: Reflects the status of each timer's interrupt and is generated by masking the bits of TIMG\_Tx\_INT\_RAW with TIMG\_Tx\_INT\_ENA.
- TIMG\_WDT\_INT\_ST: Reflects the status of each watchdog timer's interrupt and is generated by masking the bits of TIMG\_WDT\_INT\_RAW with TIMG\_WDT\_INT\_ENA.
- TIMG\_Tx\_INT\_ENA: Used to enable or mask the interrupt status bits of timers within the group.
- TIMG\_WDT\_INT\_ENA: Used to enable or mask the interrupt status bits of watchdog timer within the group.

- TIMG\_Tx\_INT\_CLR: Used to clear a timer's interrupt by setting its corresponding bit to 1. The timer's corresponding bit in TIMG\_Tx\_INT\_RAW and TIMG\_Tx\_INT\_ST will be cleared as a result. Note that a timer's interrupt must be cleared before the next interrupt occurs.
- TIMG WDT INT CLR: Used to clear a timer's interrupt by setting its corresponding bit to 1. The watchdog timer's corresponding bit in TIMG WDT INT RAW and TIMG WDT INT ST will be cleared as a result. Note that a watchdog timer's interrupt must be cleared before the next interrupt occurs.

#### 7.3 Configuration and Usage

#### 7.3.1 Timer as a Simple Clock

- 1. Configure the time-base counter
  - Select clock source by setting or clearing TIMG\_Tx\_USE\_XTAL field.
  - Configure the 16-bit prescaler by setting TIMG\_Tx\_DIVIDER.
  - Configure the timer direction by setting or clearing TIMG\_Tx\_INCREASE.
  - Set the timer's starting value by writing the starting value to TIMG\_Tx\_LOAD\_LO and TIMG\_Tx\_LOAD\_HI, then reloading it into the timer by writing any value to TIMG\_Tx\_LOAD\_REG.
- 2. Start the timer by setting TIMG Tx EN.
- 3. Get the timer's current value.
  - Write any value to TIMG\_TxUPDATE\_REG to latch the timer's current value.
  - Read the latched timer value from TIMG\_TxLO\_REG and TIMG\_TxHI\_REG.

#### 7.3.2 Timer as One-shot Alarm

- 1. Configure the time-base counter following step 1 of Section 7.3.1.
- 2. Configure the alarm.
  - Configure the alarm value by setting TIMG\_TxALARMLO\_REG and TIMG\_TxALARMHI\_REG.
  - Enable interrupt by setting TIMG\_Tx\_INT\_ENA.
- 3. Disable auto reload by clearing TIMG\_Tx\_AUTORELOAD.
- 4. Start the alarm by setting TIMG\_Tx\_ALARM\_EN.
- 5. Handle the alarm interrupt.
  - Clear the interrupt by setting the timer's corresponding bit in TIMG\_Tx\_INT\_CLR.
  - Disable the timer by clearing TIMG\_Tx\_EN.

#### 7.3.3 Timer as Periodic Alarm

- 1. Configure the time-base counter following step 1 in Section 7.3.1.
- 2. Configure the alarm following step 2 in Section 7.3.2.
- 3. Enable auto reload by setting TIMG\_Tx\_AUTORELOAD and configure the reload value via TIMG\_Tx\_LOAD\_LO and TIMG\_Tx\_LOAD\_HI.

- 5. Handle the alarm interrupt (repeat on each alarm iteration).

4. Start the alarm by setting TIMG\_Tx\_ALARM\_EN.

- Clear the interrupt by setting the timer's corresponding bit in TIMG\_Tx\_INT\_CLR.
- If the next alarm requires a new alarm value and reload value (i.e. different alarm interval per iteration), then TIMG\_TxALARMLO\_REG, TIMG\_TxALARMHI\_REG, TIMG\_Tx\_LOAD\_LO, and TIMG\_Tx\_LOAD\_HI should be reconfigured as needed. Otherwise, the aforementioned registers should remain unchanged.
- Re-enable the alarm by setting TIMG\_Tx\_ALARM\_EN.
- 6. Stop the timer (on final alarm iteration).
  - Clear the interrupt by setting the timer's corresponding bit in TIMG\_Tx\_INT\_CLR.
  - Disable the timer by clearing TIMG Tx EN.

# 7.3.4 SLOW\_CLK Frequency Calculation

- 1. One-shot frequency calculation
  - Select the clock whose frequency is to be calculated (clock source of SLOW\_CLK) via TIMG\_RTC\_CALI\_CLK\_SEL, and configure the time of calculation via TIMG\_RTC\_CALI\_MAX.
  - Select one-shot frequency calculation by clearing TIMG\_RTC\_CALI\_START\_CYCLING, and enable the two counters via TIMG\_RTC\_CALI\_START.
  - Once TIMG\_RTC\_CALI\_RDY becomes 1, read TIMG\_RTC\_CALI\_VALUE to get the value of XTAL\_CLK's counter, and calculate the frequency of SLOW\_CLK.
- 2. Periodic frequency calculation
  - Select the clock whose frequency is to be calculated (clock source of SLOW\_CLK) via TIMG\_RTC\_CALI\_CLK\_SEL, and configure the time of calculation via TIMG\_RTC\_CALI\_MAX.
  - Select periodic frequency calculation by enabling TIMG\_RTC\_CALI\_START\_CYCLING.
  - When TIMG\_RTC\_CALI\_CYCLING\_DATA\_VLD is 1, TIMG\_RTC\_CALI\_VALUE is valid.
- 3. Timeout

If the counter of SLOW\_CLK cannot finish counting in TIMG\_RTC\_CALI\_TIMEOUT\_RST\_CNT cycles, TIMG\_RTC\_CALI\_TIMEOUT will be set to indicate a timeout.

#### **Register Summary** 7.4

The addresses in this section are relative to Timer Group base address provided in Table 1-4 in Chapter 1 System and Memory.


Name	Description	Address	Access
Timer 0 configuration and control re	egisters		
TIMG_T0CONFIG_REG	Timer 0 configuration register	0x0000	varies
TIMG_T0LO_REG	Timer 0 current value, low 32 bits	0x0004	RO
TIMG_T0HI_REG	Timer 0 current value, high 22 bits	0x0008	RO
TIMG_T0UPDATE_REG	Write to copy current timer value to	0x000C	R/W/SC
	TIMG_T0LO_REG or TIMG_T0HI_REG		
TIMG_T0ALARMLO_REG	Timer 0 alarm value, low 32 bits	0x0010	R/W
TIMG_T0ALARMHI_REG	Timer 0 alarm value, high bits	0x0014	R/W
TIMG_T0LOADLO_REG	Timer 0 reload value, low 32 bits	0x0018	R/W
TIMG_T0LOADHI_REG	Timer 0 reload value, high 22 bits	0x001C	R/W
TIMG_T0LOAD_REG	Write to reload timer from	0x0020	WT
	TIMG_TOLOADLO_REG or		
	TIMG_TOLOADHI_REG		
Timer 1 configuration and control re	egisters		
TIMG_T1CONFIG_REG	Timer 1 configuration register	0x0024	varies
TIMG_T1LO_REG	Timer 1 current value, low 32 bits	0x0028	RO
TIMG_T1HI_REG	Timer 1 current value, high 22 bits	0x002C	RO
TIMG_T1UPDATE_REG	Write to copy current timer value to	0x0030	R/W/SC
	TIMG_T1LO_REG or TIMG_T1HI_REG		
TIMG_T1ALARMLO_REG	Timer 1 alarm value, low 32 bits	0x0034	R/W
TIMG_T1ALARMHI_REG	Timer 1 alarm value, high bits	0x0038	R/W
TIMG_T1LOADLO_REG	Timer 1 reload value, low 32 bits	0x003C	R/W
TIMG_T1LOADHI_REG	Timer 1 reload value, high 22 bits	0x0040	R/W
TIMG_T1LOAD_REG	Write to reload timer from	0x0044	WT
	TIMG_T1LOADLO_REG or		
	TIMG_T1LOADHI_REG		
Configuration and control registers	for WDT		
TIMG_WDTCONFIG0_REG	Watchdog timer configuration register	0x0048	R/W
TIMG_WDTCONFIG1_REG	Watchdog timer prescaler register	0x004C	R/W
TIMG_WDTCONFIG2_REG	Watchdog timer stage 0 timeout value	0x0050	R/W
TIMG_WDTCONFIG3_REG	Watchdog timer stage 1 timeout value	0x0054	R/W
TIMG_WDTCONFIG4_REG	Watchdog timer stage 2 timeout value	0x0058	R/W
TIMG_WDTCONFIG5_REG	Watchdog timer stage 3 timeout value	0x005C	R/W
TIMG_WDTFEED_REG	Write to feed the watchdog timer	0x0060	WT
TIMG_WDTWPROTECT_REG	Watchdog write protect register	0x0064	R/W
Configuration and control registers	for RTC frequency calculation		•
TIMG_RTCCALICFG_REG	RTC frequency calculation configuration reg-	0x0068	varies
	ister 0		

Name	Description	Address	Access		
TIMG_RTCCALICFG1_REG	RTC frequency calculation configuration reg-	0x006C	RO		
	ister 1				
TIMG_RTCCALICFG2_REG	RTC frequency calculation calibration register	0x0080	varies		
	2				
Interrupt registers					
TIMG_INT_ENA_TIMERS_REG	Interrupt enable bits	0x0070	R/W		
TIMG_INT_RAW_TIMERS_REG	Raw interrupt status	0x0074	R/WTC/SS		
TIMG_INT_ST_TIMERS_REG	Masked interrupt status	0x0078	RO		
TIMG_INT_CLR_TIMERS_REG	Interrupt clear bits	0x007C	WT		
Version register					
TIMG_NTIMERS_DATE_REG	Timer version control register	0x00F8	R/W		
Timer group configuration registers			<u> </u>		
TIMG_REGCLK_REG	Timer group clock gate register	0x00FC	R/W		

# 7.5 Registers

The addresses in this section are relative to Timer Group base address provided in Table 1-4 in Chapter 1 *System and Memory*.

Register 7.1. TIMG\_TxCONFIG\_REG (x: 0-1) (0x0000+0x24\*x)



**TIMG\_T***x*\_**USE\_XTAL** 0: Use APB\_CLK as the source clock of timer group; 1: Use XTAL\_CLK as the source clock of timer group. (R/W)

**TIMG\_T**×**\_ALARM\_EN** When set, the alarm is enabled. This bit is automatically cleared once an alarm occurs. (R/W/SC)

TIMG\_Tx\_DIVIDER Timer x clock (Tx\_clk) prescaler value. (R/W)

TIMG\_Tx\_AUTORELOAD When set, timer x auto-reload at alarm is enabled. (R/W)

**TIMG\_T**×**\_INCREASE** When set, the timer × time-base counter will increment every clock tick. When cleared, the timer × time-base counter will decrement. (R/W)

TIMG\_Tx\_EN When set, the timer x time-base counter is enabled. (R/W)

Register 7.2. TIMG\_TxLO\_REG (x: 0-1) (0x0004+0x24\*x)




**TIMG\_T**x\_**LO** After writing to TIMG\_TxUPDATE\_REG, the low 32 bits of the time-base counter of timer x can be read here. (RO)

Register 7.3. TIMG\_TxHI\_REG (x: 0-1) (0x0008+0x24\*x)



**TIMG\_T**×**HI** After writing to TIMG\_T × UPDATE\_REG, the high 22 bits of the time-base counter of timer × can be read here. (RO)

Register 7.4. TIMG\_TxUPDATE\_REG (x: 0-1) (0x000C+0x24\*x)




**TIMG\_Tx\_UPDATE** After writing 0 or 1 to TIMG\_TxUPDATE\_REG, the counter value is latched. (R/W/SC)

Register 7.5. TIMG\_TxALARMLO\_REG (x: 0-1) (0x0010+0x24\*x)



TIMG\_Tx\_ALARM\_LO Timer x alarm trigger time-base counter value, low 32 bits. (R/W)

Register 7.6. TIMG\_TxALARMHI\_REG (x: 0-1) (0x0014+0x24\*x)



TIMG\_Tx\_ALARM\_HI Timer x alarm trigger time-base counter value, high 22 bits. (R/W)

Register 7.7. TIMG\_TxLOADLO\_REG (x: 0-1) (0x0018+0x24\*x)



**TIMG\_Tx\_LOAD\_LO** Low 32 bits of the value that a reload will load onto timer x time-base counter. (R/W)

Register 7.8. TIMG\_TxLOADHI\_REG (x: 0-1) (0x001C+0x24\*x)




**TIMG\_T**×**\_LOAD\_HI** High 22 bits of the value that a reload will load onto timer × time-base counter. (R/W)

Register 7.9. TIMG\_TxLOAD\_REG (x: 0-1) (0x0020+0x24\*x)



**TIMG\_Tx\_LOAD** Write any value to trigger a timer x time-base counter reload. (WT)

Register 7.10. TIMG WDTCONFIG0 REG (0x0048)



TIMG\_WDT\_APPCPU\_RESET\_EN Reserved. (R/W)

TIMG\_WDT\_PROCPU\_RESET\_EN WDT reset CPU enable. (R/W)

TIMG\_WDT\_FLASHBOOT\_MOD\_EN When set, Flash boot protection is enabled. (R/W)

**TIMG\_WDT\_SYS\_RESET\_LENGTH** System reset signal length selection. 0: 100 ns; 1: 200 ns; 2: 300 ns; 3: 400 ns; 4: 500 ns; 5: 800 ns; 6: 1.6  $\mu$ s; 7: 3.2  $\mu$ s. (R/W)

**TIMG\_WDT\_CPU\_RESET\_LENGTH** CPU reset signal length selection. 0: 100 ns; 1: 200 ns; 2: 300 ns; 3: 400 ns; 4: 500 ns; 5: 800 ns; 6: 1.6  $\mu$ s; 7: 3.2  $\mu$ s. (R/W)

TIMG\_WDT\_STG3 Stage 3 configuration. 0: off; 1: interrupt; 2: reset CPU; 3: reset system. (R/W)


TIMG\_WDT\_STG2 Stage 2 configuration. 0: off; 1: interrupt; 2: reset CPU; 3: reset system. (R/W)

TIMG\_WDT\_STG1 Stage 1 configuration. 0: off; 1: interrupt; 2: reset CPU; 3: reset system. (R/W)

TIMG\_WDT\_STG0 Stage 0 configuration. 0: off; 1: interrupt; 2: reset CPU; 3: reset system. (R/W)


TIMG WDT EN When set, MWDT is enabled. (R/W)

Register 7.11. TIMG\_WDTCONFIG1\_REG (0x004C)



**TIMG\_WDT\_CLK\_PRESCALE** MWDT clock prescaler value. MWDT clock period = 12.5 ns \* TIMG\_WDT\_CLK\_PRESCALE. (R/W)


Register 7.12. TIMG\_WDTCONFIG2\_REG (0x0050)



TIMG\_WDT\_STG1\_HOLD Stage 1 timeout value, in MWDT clock cycles. (R/W)

Register 7.14. TIMG\_WDTCONFIG4\_REG (0x0058)

0x7fffff



TIMG\_WDT\_STG2\_HOLD Stage 2 timeout value, in MWDT clock cycles. (R/W)

Reset

Register 7.15. TIMG\_WDTCONFIG5\_REG (0x005C)



TIMG\_WDT\_STG3\_HOLD Stage 3 timeout value, in MWDT clock cycles. (R/W)

Register 7.16. TIMG\_WDTFEED\_REG (0x0060)




TIMG\_WDT\_FEED Write any value to feed the MWDT. (WT)

Register 7.17. TIMG\_WDTWPROTECT\_REG (0x0064)



TIMG\_WDT\_WKEY If the register contains a different value than its reset value, write protection is enabled. (R/W)

Register 7.18. TIMG\_RTCCALICFG\_REG (0x0068)



TIMG\_RTC\_CALI\_START\_CYCLING Enables periodic frequency calculation. (R/W)


TIMG\_RTC\_CALI\_CLK\_SEL Used to select the clock to be calibrated. 0: RTC\_CLK; 1: RTC20M\_D256\_CLK; 2: XTAL32K\_CLK. (R/W)

TIMG\_RTC\_CALI\_RDY Marks the completion of frequency calculation. (RO)

TIMG\_RTC\_CALI\_MAX Configures the time of frequency calculation. (R/W)

TIMG\_RTC\_CALI\_START Enables one-shot frequency calculation. (R/W)


Register 7.19. TIMG\_RTCCALICFG1\_REG (0x006C)



**TIMG\_RTC\_CALI\_CYCLING\_DATA\_VLD** Marks the completion of periodic frequency calculation. (RO)

TIMG\_RTC\_CALI\_VALUE Frequency calculation result. (RO)

Register 7.20. TIMG RTCCALICFG2 REG (0x0080)




**TIMG\_RTC\_CALI\_TIMEOUT** Indicates frequency calculation timeout. (RO)

TIMG\_RTC\_CALI\_TIMEOUT\_RST\_CNT Cycles to reset frequency calculation timeout. (R/W)

TIMG\_RTC\_CALI\_TIMEOUT\_THRES Threshold value for the frequency calculation timer. timer's value exceeds this threshold, a timeout is triggered. (R/W)


Register 7.21. TIMG\_INT\_ENA\_TIMERS\_REG (0x0070)



**TIMG\_Tx\_INT\_ENA** The interrupt enable bit for the TIMG\_Tx\_INT interrupt. (R/W)

TIMG\_WDT\_INT\_ENA The interrupt enable bit for the TIMG\_WDT\_INT interrupt. (R/W)


Register 7.22. TIMG\_INT\_RAW\_TIMERS\_REG (0x0074)



TIMG\_Tx\_INT\_RAW The raw interrupt status bit for the TIMG\_Tx\_INT interrupt. (R/WTC/SS)

TIMG\_WDT\_INT\_RAW The raw interrupt status bit for the TIMG\_WDT\_INT interrupt. (R/WTC/SS)


### Register 7.23. TIMG\_INT\_ST\_TIMERS\_REG (0x0078)



TIMG\_Tx\_INT\_ST The masked interrupt status bit for the TIMG\_Tx\_INT interrupt. (RO)

TIMG\_WDT\_INT\_ST The masked interrupt status bit for the TIMG\_WDT\_INT interrupt. (RO)


Register 7.24. TIMG\_INT\_CLR\_TIMERS\_REG (0x007C)



TIMG\_Tx\_INT\_CLR Set this bit to clear the TIMG\_Tx\_INT interrupt. (WT)


TIMG\_WDT\_INT\_CLR Set this bit to clear the TIMG\_WDT\_INT interrupt. (WT)

Register 7.25. TIMG\_NTIMERS\_DATE\_REG (0x00F8)



TIMG\_NTIMERS\_DATE Timer version control register. (R/W)

Register 7.26. TIMG\_REGCLK\_REG (0x00FC)



TIMG\_CLK\_EN Register clock gate signal. 0: The clock used by software to read and write registers is on only when there is software operation. 1: The clock used by software to read and write registers is always on. (R/W)

# 8 Watchdog Timers

### 8.1 Overview

Watchdog timers are hardware timers used to detect and recover from malfunctions. They must be periodically fed (reset) to prevent a timeout. A system/software that is behaving unexpectedly (e.g. is stuck in a software loop or in overdue events) will fail to feed the watchdog thus trigger a watchdog timeout. Therefore, watchdog timers are useful for detecting and handling erroneous system/software behavior.

As shown in Figure 8-1, ESP32-S3 contains three digital watchdog timers: one in each of the two timer groups in Chapter 7 *Timer Group (TIMG)*(called Main System Watchdog Timers, or MWDT) and one in the RTC Module (called the RTC Watchdog Timer, or RWDT). Each digital watchdog timer allows for four separately configurable stages and each stage can be programmed to take one action upon expiry, unless the watchdog is fed or disabled. MWDT supports three timeout actions: interrupt, CPU reset, and core reset, while RWDT supports four timeout actions: interrupt, CPU reset, core reset, and system reset (see details in Section 8.2.2.2 *Stages and Timeout Actions*). A timeout value can be set for each stage individually.

During the flash boot process, RWDT and the first MWDT in timergroup 0 are enabled automatically in order to detect and recover from booting errors.

ESP32-S3 also has one analog watchdog timer: Super watchdog (SWD). It is an ultra-low-power circuit in analog domain that helps to prevent the system from operating in a sub-optimal state and resets the system if required.




Figure 8-1. Watchdog Timers Overview

Note that while this chapter provides the functional descriptions of the watchdog timer's, their register descriptions are provided in Chapter 7 *Timer Group (TIMG)* and Chapter 12 *Low-Power Management (RTC\_CNTL) [to be added later]*.

# **Digital Watchdog Timers**

#### 8.2.1 **Features**

Watchdog timers have the following features:

- Four stages, each with a programmable timeout value. Each stage can be configured and enabled/disabled separately
- Three timeout actions (interrupt, CPU reset, or core reset) for MWDT and four timeout actions (interrupt, CPU reset, core reset, or system reset) for RWDT upon expiry of each stage
- 32-bit expiry counter
- · Write protection, to prevent RWDT and MWDT configuration from being altered inadvertently
- Flash boot protection If the boot process from an SPI flash does not complete within a predetermined period of time, the watchdog will reboot the entire main system.

# 8.2.2 Functional Description




Figure 8-2. Watchdog Timers in ESP32-S3

Figure 8-2 shows the three watchdog timers in ESP32-S3 digital systems.

#### 8.2.2.1 Clock Source and 32-Bit Counter

At the core of each watchdog timer is a 32-bit counter. The clock source of MWDTs is derived from the APB clock via a pre-MWDT 16-bit configurable prescaler. In contrast, the clock source of RWDT is derived directly from an RTC slow clock (the RTC slow clock source shown in Chapter 4 Reset and Clock). The 16-bit prescaler for MWDTs is configured via the TIMG\_WDT\_CLK\_PRESCALE field of TIMG\_WDTCONFIG1\_REG.

MWDTs and RWDT are enabled by setting the TIMG\_WDT\_EN and RTC\_CNTL\_WDT\_EN fields respectively. When enabled, the 32-bit counters of each watchdog will increment on each source clock cycle until the timeout value of the current stage is reached (i.e. expiry of the current stage). When this occurs, the current counter value is reset to zero and the next stage will become active. If a watchdog timer is fed by software, the timer will return

to stage 0 and reset its counter value to zero. Software can feed a watchdog timer by writing any value to TIMG\_WDTFEED\_REG for MDWTs and RTC\_CNTL\_RTC\_WDT\_FEED for RWDT.

# 8.2.2.2 Stages and Timeout Actions

Timer stages allow for a timer to have a series of different timeout values and corresponding expiry action. When one stage expires, the expiry action is triggered, the counter value is reset to zero, and the next stage becomes active. MWDTs/ RWDT provide four stages (called stages 0 to 3). The watchdog timers will progress through each stage in a loop (i.e. from stage 0 to 3, then back to stage 0).

Timeout values of each stage for MWDTs are configured in TIMG\_WDTCONFIGi\_REG (where i ranges from 2 to 5), whilst timeout values for RWDT are configured using RTC\_CNTL\_WDT\_STGj\_HOLD field (where j ranges from 0 to 3).

Please note that the timeout value of stage 0 for RWDT (Thold0) is determined by the combination of the EFUSE\_WDT\_DELAY\_SEL field of eFuse register EFUSE\_RD\_REPEAT\_DATA1\_REG and RTC\_CNTL\_WDT\_STG0\_HOLD. The relationship is as follows:

$$T_{hold0} = RTC\_CNTL\_WDT\_STG0\_HOLD << (EFUSE\_WDT\_DELAY\_SEL + 1)$$

where << is a left-shift operator.

Upon the expiry of each stage, one of the following expiry actions will be executed:

- Trigger an interrupt
   When the stage expires, an interrupt is triggered.
- CPU reset Reset a CPU core
   When the stage expires, the CPU core will be reset.
- Core reset Reset the main system
   When the stage expires, the main system (which includes MWDTs, CPU, and all peripherals) will be reset.
   The power management unit and RTC peripheral will not be reset.
- System reset Reset the main system, power management unit and RTC peripheral
  When the stage expires the main system, power management unit and RTC peripheral (see details in
  Chapter 12 Low-Power Management (RTC\_CNTL) [to be added later]) will all be reset. This action is only
  available in RWDT.
- Disabled
   This stage will have no effects on the system.

For MWDTs, the expiry action of all stages is configured in TIMG\_WDTCONFIGO\_REG. Likewise for RWDT, the expiry action is configured in RTC\_CNTL\_WDTCONFIGO\_REG.

#### 8.2.2.3 Write Protection

Watchdog timers are critical to detecting and handling erroneous system/software behavior, thus should not be disabled easily (e.g. due to a misplaced register write). Therefore, MWDTs and RWDT incorporate a write protection mechanism that prevent the watchdogs from being disabled or tampered with due to an accidental write.

The write protection mechanism is implemented using a write-key field for each timer (TIMG\_WDT\_WKEY for MWDT, RTC\_CNTL\_WDT\_WKEY for RWDT). The value 0x50D83AA1 must be written to the watchdog timer's write-key field before any other register of the same watchdog timer can be changed. Any attempts to write to a watchdog timer's registers (other than the write-key field itself) whilst the write-key field's value is not 0x50D83AA1 will be ignored. The recommended procedure for accessing a watchdog timer is as follows:

- 1. Disable the write protection by writing the value 0x50D83AA1 to the timer's write-key field.
- 2. Make the required modification of the watchdog such as feeding or changing its configuration.
- 3. Re-enable write protection by writing any value other than 0x50D83AA1 to the timer's write-key field.

#### 8.2.2.4 Flash Boot Protection

During flash booting process, MWDT in timer group 0 (see Figure 7-1 *Timer Units within Groups*), as well as RWDT, are automatically enabled. Stage 0 for the enabled MWDT is automatically configured to reset the system upon expiry. Likewise, stage 0 for RWDT is configured to reset the main system and RTC when it expires. After booting, TIMG\_WDT\_FLASHBOOT\_MOD\_EN and RTC\_CNTL\_WDT\_FLASHBOOT\_MOD\_EN should be cleared to stop the flash boot protection procedure for both MWDT and RWDT respectively. After this, MWDT and RWDT can be configured by software.

# 8.3 Super Watchdog

Super watchdog (SWD) is an ultra-low-power circuit in analog domain that helps to prevent the system from operating in a sub-optimal state and resets the system if required. SWD contains a watchdog circuit that needs to be fed for at least once during its timeout period, which is slightly less than one second. About 100 ms before watchdog timeout, it will also send out a WD\_INTR signal as a request to remind the system to feed the watchdog.

If the system doesn't respond to SWD feed request and watchdog finally times out, SWD will generate a system level signal SWD\_RSTB to reset whole digital circuits on the chip.

### 8.3.1 Features

SWD has the following features:

- Ultra-low power
- Interrupt to indicate that the SWD timeout period is close to expiring
- Various dedicated methods for software to feed SWD, which enables SWD to monitor the working state of the whole operating system

## 8.3.2 Super Watchdog Controller

#### 8.3.2.1 Structure




Figure 8-3. Super Watchdog Controller Structure

#### 8.3.2.2 Workflow

#### In normal state:

- SWD controller receives feed request from SWD.
- SWD controller can send an interrupt to main CPU or ULP-RISC-V.
- Main CPU can decide whether to feed SWD directly by setting RTC\_CNTL\_SWD\_FEED, or send an interrupt to ULP-RISC-V and ask ULP-RISC-V to feed SWD by setting RTC\_CNTL\_SWD\_FEED.
- When trying to feed SWD, CPU or ULP-RISC-V needs to disable SWD controller's write protection by writing 0x8F1D312A to RTC\_CNTL\_SWD\_WKEY. This prevents SWD from being fed by mistake when the system is operating in sub-optimal state.
- If setting RTC\_CNTL\_SWD\_AUTO\_FEED\_EN to 1, SWD controller can also feed SWD itself without any interaction with CPU or ULP-RISC-V.

## After reset:

- Check RTC\_CNTL\_RESET\_CAUSE\_PROCPU[5:0] for the cause of CPU reset. If RTC\_CNTL\_RESET\_CAUSE\_PROCPU[5:0] == 0x12, it indicates that the cause is SWD reset.
- Set RTC\_CNTL\_SWD\_RST\_FLAG\_CLR to clear the SWD reset flag.

#### 8.4 Interrupts

For watchdog timer interrupts, please refer to Section 7.2.6 Interrupts in Chapter 7 Timer Group (TIMG).

#### Registers 8.5

MWDT registers are part of the timer submodule and are described in Section 7.4 Register Summary in Chapter 7 Timer Group (TIMG). RWDT and SWD registers are part of the RTC submodule and are described in Section 16 Register Summary in Chapter 12 Low-Power Management (RTC\_CNTL) [to be added later].



# 9 XTAL32K Watchdog Timers (XTWDT)

### 9.1 Overview

The XTAL32K watchdog timer on ESP32-S3 is used to monitor the status of external crystal XTAL32K\_CLK. This watchdog timer can detect the oscillation failure of XTAL32K\_CLK, change the clock source of RTC, etc. When XTAL32K\_CLK works as the clock source of RTC SLOW\_CLK (for clock description, see Chapter 4 Reset and Clock) and stops oscillating, the XTAL32K watchdog timer first switches to BACKUP32K\_CLK derived from RTC\_CLK and generates an interrupt (if the chip is in Light-sleep or Deep-sleep mode, the CPU will be woken up), and then switches back to XTAL32K\_CLK after it is restarted by software.




Figure 9-1. XTAL32K Watchdog Timer

# 9.2 Features

## 9.2.1 Interrupt and Wake-Up

When the XTAL32K watchdog timer detects the oscillation failure of XTAL32K\_CLK, an oscillation failure interrupt RTC\_XTAL32K\_DEAD\_INT (for interrupt description, please refer to Chapter 12 Low-Power Management (RTC\_CNTL) (to be added later)) is generated. At this point, the CPU will be woken up if in Light-sleep mode or Deep-sleep mode.

### 9.2.2 BACKUP32K\_CLK

Once the XTAL32K watchdog timer detects the oscillation failure of XTAL32K\_CLK, it replaces XTAL32K\_CLK with BACKUP32K\_CLK (with a frequency of 32 kHz or so) derived from RTC\_CLK as RTC's SLOW\_CLK, so as to ensure proper functioning of the system.

# 9.3 Functional Description

### 9.3.1 Workflow

- The XTAL32K watchdog timer starts counting when RTC\_CNTL\_XTAL32K\_WDT\_EN is enabled. The
  counter based on RTC\_CLK keeps counting until it detects the positive edge of XTAL\_32K and is then
  cleared. When the counter reaches RTC\_CNTL\_XTAL32K\_WDT\_TIMEOUT, it generates an interrupt or a
  wake-up signal and is then reset.
- 2. If RTC\_CNTL\_XTAL32K\_AUTO\_BACKUP is set and step 1 is finished, the XTAL32K watchdog timer will automatically enable BACKUP32K\_CLK as the alternative clock source of RTC SLOW\_CLK, to ensure the system's proper functioning and the accuracy of timers running on RTC SLOW\_CLK (e.g. RTC\_TIMER). For information about clock frequency configuration, please refer to Section 9.3.2.
- 3. To restore the XTAL32K watchdog timer, software restarts XTAL32K\_CLK by turning its XPD (meaning no power-down) signal off and on again via RTC\_CNTL\_XPD\_XTAL\_32K bit. Then, the XTAL32K watchdog timer switches back to XTAL32K\_CLK as the clock source of RTC SLOW\_CLK by clearing RTC\_CNTL\_XTAL32K\_WDT\_EN (BACKUP32K\_CLK\_EN is also automatically cleared). If the chip is in Light-sleep or Deep-sleep mode mode, the XTAL32K watchdog timer will wake up the CPU to finish the above steps.

# 9.3.2 BACKUP32K\_CLK Working Principle

Chips have different RTC\_CLK frequencies due to production process variations. To ensure the accuracy of RTC\_TIMER and other timers running on SLOW\_CLK when BACKUP32K\_CLK is at work, the divisor of BACKUP32K\_CLK should be configured according to the actual frequency of RTC\_CLK (see details in Chapter 12 Low-Power Management (RTC\_CNTL) [to be added later]) via RTC\_CNTL\_XTAL32K\_CLK\_FACTOR\_REG register. Each byte in this register corresponds to a divisor component ( $x_0 \sim x_7$ ). BACKUP32K\_CLK is divided by a fraction where the denominator is always 4, as calculated below.

$$f\_back\_clk/4 = f\_rtc\_clk/S$$
  
 $S = x_0 + x_1 + \dots + x_7$ 

f\_back\_clk is the desired frequency of BACKUP32K\_CLK; f\_rtc\_clk is the actual frequency of RTC\_CLK;  $x_0 \sim x_7$  correspond to the pulse width in high and low state of four BACKUP32K\_CLK clock signals (unit: RTC\_CLK clock cycle).

## 9.3.3 Configuring the Divisor Component of BACKUP32K\_CLK

Based on principles described in Section 9.3.2, you can configure the divisor component as follows:

- Calculate the sum of divisor components S according to the frequency of RTC\_CLK and the desired frequency of BACKUP32K\_CLK;
- Calculate the integer part of divisor  $N = f_rtc_clk/f_back_clk$ ;
- Calculate the integer part of divisor component M = N/2. The integer part of divisor N are separated into two parts because a divisor component corresponds to a pulse width in high or low state;
- Calculate the number of divisor components that equal M (x<sub>n</sub> = M) and the number of divisor components
  that equal M + 1 (x<sub>n</sub> = M + 1) according to the value of M and S. (M + 1) is the fractional part of divisor
  component.

For example, if the frequency of RTC\_CLK is 163 kHz, then  $f\_rtc\_clk = 163000$ ,  $f\_back\_clk = 32768$ , S = 20, M = 2, and  $\{x_0, x_1, x_2, x_3, x_4, x_5, x_6, x_7\} = \{2, 3, 2, 3, 2, 3, 2, 3\}$ . As a result, the frequency of BACKUP32K\_CLK is 32.6 kHz.



# 10 System Registers

### 10.1 Overview

The ESP32-S3 integrates a large number of peripherals, and enables the control of individual peripherals to achieve optimal characteristics in performance-vs-power-consumption scenarios. Specifically, ESP32-S3 has a various of system configuration registers that can be used for the chip's clock management (clock gating), power management, and the configuration of peripherals and core-system modules. This chapter lists all these system registers and their functions.

## 10.2 Features

ESP32-S3 system registers can be used to control the following peripheral blocks and core modules:

- System and memory
- Clock
- Software Interrupt
- Low-power management
- · Peripheral clock gating and reset
- CPU Control

# 10.3 Function Description

### 10.3.1 System and Memory Registers

### 10.3.1.1 Internal Memory

The following registers can be used to control ESP32-S3's internal memory:

- In register APB\_CTRL\_CLKGATE\_FORCE\_ON\_REG:
  - Setting different bits of the APB\_CTRL\_ROM\_CLKGATE\_FORCE\_ON field forces on the clock gates
    of different blocks of Internal ROM 0 and Internal ROM 1.
  - Setting different bits of the APB\_CTRL\_SRAM\_CLKGATE\_FORCE\_ON field forces on the clock gates
    of different blocks of Internal SRAM.
  - This means when the respective bits of this register are set to 1, the clock gate of the corresponding ROM or SRAM blocks will always be on. Otherwise, the clock gate will turn on automatically when the corresponding ROM or SRAM blocks are accessed and turn off automatically when the corresponding ROM or SRAM blocks are not accessed. Therefore, it's recommended to configure these bits to 0 to lower power consumption.
- In register APB\_CTRL\_MEM\_POWER\_DOWN\_REG:
  - Setting different bits of the APB\_CTRL\_ROM\_POWER\_DOWN field sends different blocks of Internal ROM 0 and Internal ROM 1 into retention state.

- Setting different bits of the APB CTRL SRAM POWER DOWN field sends different blocks of Internal SRAM into retention state.
- The "Retention" state is a low-power state of a memory block. In this state, the memory block still holds all the data stored but cannot be accessed, thus reducing the power consumption. Therefore, you can send a certain block of memory into the retention state to reduce power consumption if you know you are not going to use such memory block for some time.
- In register APB CTRL MEM POWER UP REG:
  - By default, all memory enters low-power state when the chip enters the Light-sleep mode.
  - Setting different bits of the APB\_CTRL\_ROM\_POWER\_UP field forces different blocks of Internal ROM 0 and Internal ROM 1 to work as normal (do not enter the retention state) when the chip enters Light-sleep.
  - Setting different bits of the APB\_CTRL\_SRAM\_POWER\_UP field forces different blocks of Internal SRAM to work as normal (do not enter the retention state) when the chip enters Light-sleep.

For detailed information about the controlling bits of different blocks, please see Table 10-1 below.

Internal Memory Lowest Address1 Highest Address1 Lowest Address2 Highest Address2 Controlling Bit Internal ROM 0 0x4000 0000 0x4003\_FFFF Bit0 Internal ROM 1 0x4004\_0000 0x4004\_FFFF Bit1 Internal ROM 2 0x3FF0 0000 0x3FF0 FFFF Bit2 0x4005 0000 0x4005 FFFF SRAM Block0 0x4037 0000 0x4037\_3FFF Bit0 0x4037\_4000 SRAM Block1 0x4037\_7FFF Bit1 SRAM Block2 0x4037\_FFFF Bit2 0x4037\_8000 0x3FC8\_8000 0x3FC8\_FFFF 0x3FC9\_FFFF 0x4038\_FFFF SRAM Block3 0x4038\_0000 0x3FC9\_0000 Bit3 SRAM Block4 0x4039 8000 0x4039 FFFF 0x3FCA 0000 0x3FCA FFFF Bit4 SRAM Block5 0x403A\_C000 0x403A\_FFFF 0x3FCB\_C000 0x3FCB\_FFFF Bit5 SRAM Block6 0x403B 0000 0x403B FFFF 0x3FCC\_0000 0x3FCC\_FFFF Bit6 0x403C 0000 SRAM Block7 0x403C FFFF 0x3FCD 4000 0x3FCD FFFF Bit7 SRAM Block8 0x403D 0000 0x403D BFFF 0x3FCE 8000 0x3FCE FFFF Bit8 SRAM Block9 0x3FCF\_0000 0x3FCF\_7FFF Bit9 SRAM Block10 0x3FCF 8000 0x3FCF FFFF Bit10

Table 10-1. Internal Memory Controlling Bit

For detailed information about the controlling bits of different blocks, please see Table 10-1 below.

# 10.3.1.2 External Memory

SYSTEM\_EXTERNAL\_DEVICE\_ENCRYPT\_DECRYPT\_CONTROL\_REG configures encryption and decryption options of the external memory. For details, please refer to Chapter 16 External Memory Encryption and Decryption (XTS\_AES).

## 10.3.1.3 RSA Memory

SYSTEM\_RSA\_PD\_CTRL\_REG controls the SRAM memory in the RSA accelerator.

- Setting the SYSTEM RSA MEM PD bit to send the RSA memory into retention state. This bit has the lowest priority, meaning it can be masked by the SYSTEM\_RSA\_MEM\_FORCE\_PU field. This bit is invalid when the Digital Signature (DS) occupies the RSA.
- Setting the SYSTEM RSA MEM FORCE PU bit to force the RSA memory to work as normal when the chip enters light sleep. This bit has the second highest priority, meaning it overrides the SYSTEM\_RSA\_MEM\_PD field.
- Setting the SYSTEM\_RSA\_MEM\_FORCE\_PD bit to send the RSA memory into retention state. This bit has the highest priority, meaning it sends the RSA memory into retention state regardless of the SYSTEM\_RSA\_MEM\_FORCE\_PU field.

# 10.3.2 Clock Registers

The following registers are used to set clock sources and frequency. For more information, please refer to Chapter 4 Reset and Clock.

- SYSTEM\_CPU\_PER\_CONF\_REG
- SYSTEM SYSCLK CONF REG
- SYSTEM\_BT\_LPCK\_DIV\_FRAC\_REG

#### 10.3.3 Interrupt Signal Registers

The following registers are used for generating the interrupt signals, which then can be routed to the CPU peripheral interrupts via the interrupt matrix. To be more specific, writing 1 to any of the following registers generates an interrupt signal. Therefore, these registers can be used by software to control interrupts. For more information, please refer to Chapter 6 Interrupt Matrix (INTERRUPT).

- SYSTEM\_CPU\_INTR\_FROM\_CPU\_0\_REG
- SYSTEM\_CPU\_INTR\_FROM\_CPU\_1\_REG
- SYSTEM CPU INTR FROM CPU 2 REG
- SYSTEM\_CPU\_INTR\_FROM\_CPU\_3\_REG

#### 10.3.4 **Low-power Management Registers**

The following registers are used for low-power management. For more information, please refer to Chapter 12 Low-Power Management (RTC\_CNTL) [to be added later].

- SYSTEM\_RTC\_FASTMEM\_CONFIG\_REG: configures the RTC CRC check.
- SYSTEM\_RTC\_FASTMEM\_CRC\_REG: configures the CRC check value.

#### Peripheral Clock Gating and Reset Registers

The following registers are used for controlling the clock gating and reset of different peripherals. Details can be seen in Table 10-2.

- SYSTEM\_CACHE\_CONTROL\_REG
- SYSTEM\_EDMA\_CTRL\_REG
- SYSTEM\_PERIP\_CLK\_ENO\_REG

- SYSTEM\_PERIP\_RST\_ENO\_REG
- SYSTEM\_PERIP\_CLK\_EN1\_REG
- SYSTEM\_PERIP\_RST\_EN1\_REG

Table 10-2. Peripheral Clock Gating and Reset Bits

Peripheral	Clock Enabling Bit <sup>1</sup>	Reset Controlling Bit <sup>23</sup>								
EDMA Ctrl	SYSTEM_EDM	IA_CTRL_REG								
EDMA	SYSTEM_EDMA_CLK_ON	SYSTEM_EDMA_RESET								
CACHE Ctrl	SYSTEM_CACHE	_CONTROL_REG								
DCACHE	SYSTEM_DCACHE_CLK_ON	SYSTEM_DCACHE_RESET								
ICACHE	SYSTEM_ICACHE_CLK_ON	SYSTEM_ICACHE_RESET								
Peripheral	SYSTEM_PERIP_CLK_EN0_REG	SYSTEM_PERIP_RST_EN0_REG								
Timer Group0	SYSTEM_TIMERGROUP_CLK_EN	SYSTEM_TIMERGROUP_RST								
Timer Group1	SYSTEM_TIMERGROUP1_CLK_EN	SYSTEM_TIMERGROUP1_RST								
System Timer	SYSTEM_SYSTIMER_CLK_EN	SYSTEM_SYSTIMER_RST								
UART0	SYSTEM_UART_CLK_EN	SYSTEM_UART_RST								
UART1	SYSTEM_UART1_CLK_EN	SYSTEM_UART1_RST								
UART MEM	SYSTEM_UART_MEM_CLK_EN <sup>4</sup>	SYSTEM_UART_MEM_RST								
SPI0 SPI1	SYSTEM_SPI01_CLK_EN	SYSTEM_SPI01_RST								
SPI2	SYSTEM_SPI2_CLK_EN	SYSTEM_SPI2_RST								
SPI3	SYSTEM_SPI3_CLK_EN	SYSTEM_SPI3_RST								
I2C0	SYSTEM_I2C_EXTO_CLK_EN	SYSTEM_I2C_EXTO_RST								
I2C1	SYSTEM_I2C_EXT1_CLK_EN	SYSTEM_I2C_EXT1_RST								
1280	SYSTEM_I2SO_CLK_EN	SYSTEM_I2S0_RST								
I2S1	SYSTEM_I2S1_CLK_EN	SYSTEM_I2S1_RST								
TWAI Controller	SYSTEM_CAN_CLK_EN	SYSTEM_CAN_RST								
UHCI0	SYSTEM_UHCI0_CLK_EN	SYSTEM_UHCIO_RST								
USB	SYSTEM_USB_CLK_EN	SYSTEM_USB_RST								
RMT	SYSTEM_RMT_CLK_EN	SYSTEM_RMT_RST								
PCNT	SYSTEM_PCNT_CLK_EN	SYSTEM_PCNT_RST								
PWM0	SYSTEM_PWM0_CLK_EN	SYSTEM_PWM0_RST								
PWM1	SYSTEM_PWM1_CLK_EN	SYSTEM_PWM1_RST								
LED_PWM Controller	SYSTEM_LEDC_CLK_EN	SYSTEM_LEDC_RST								
ADC Controller	SYSTEM_ADC2_ARB_CLK_EN	SYSTEM_ADC2_ARB_RST								
Accelerators	SYSTEM_PERIP_CLK_EN1_REG	SYSTEM_PERIP_RST_EN1_REG								
USB_DEVICE	SYSTEM_USB_DEVICE_CLK_EN	SYSTEM_USB_DEVICE_RST								
UART2	SYSTEM_UART2_CLK_EN	SYSTEM_UART2_RST								
LCD_CAM	SYSTEM_LCD_CAM_CLK_EN	SYSTEM_LCD_CAM_RST								
SDIO_HOST	SYSTEM_SDIO_HOST_CLK_EN	SYSTEM_SDIO_HOST_RST								
DMA	SYSTEM_DMA_CLK_EN	SYSTEM_DMA_RST <sup>5</sup>								
HMAC	SYSTEM_CRYPTO_HMAC_CLK_EN	SYSTEM_CRYPTO_HMAC_RST 6								
Digital Signature	SYSTEM_CRYPTO_DS_CLK_EN	SYSTEM_CRYPTO_DS_RST 7								
RSA Accelerator	SYSTEM_CRYPTO_RSA_CLK_EN	SYSTEM_CRYPTO_RSA_RST								
SHA Accelerator	SYSTEM_CRYPTO_SHA_CLK_EN	SYSTEM_CRYPTO_SHA_RST								

AES Accelerator	SYSTEM_CRYPTO_AES_CLK_EN	SYSTEM_CRYPTO_AES_RST
peri backup	SYSTEM_PERI_BACKUP_CLK_EN	SYSTEM_PERI_BACKUP_RST

#### Note:

- 1. Setting the clock enable register to 1 enables the clock, and to 0 disables the clock;
- 2. Setting the reset enabling register to 1 resets a peripheral, and to 0 disables the reset.
- 3. Reset registers cannot be cleared by hardware. Therefore, SW reset clear is required after setting the reset registers.
- 4. UART memory is shared by all UART peripherals, meaning having any active UART peripherals will prevent the UART memory from entering the clock-gated state.
- 5. When DMA is required for peripheral communications, for example, UCHIO, SPI, I2S, LCD\_CAM, AES, SHA and ADC, DMA clock should also be enabled.
- 6. Resetting this bit also resets the SHA accelerator.
- 7. Resetting this bit also resets the AES, SHA, and RSA accelerators.

# 10.3.6 CPU Control Registers

These registers control CPU0 and CPU1 of ESP32-S3. Note that, by default, only CPU0 is started when the SoC powers up. During this time, the clock of CPU1 is disabled. Therefore, users need to enable CPU1 clock manually to use both CPU0 and CPU1.

- SYSTEM\_CORE\_1\_CONTROL\_0\_REG
  - Setting the SYSTEM\_CONTROL\_CORE\_1\_RESETING bit resets CPU1.
  - SYSTEM\_CONTROL\_CORE\_1\_CLKGATE\_EN controls the CPU1 clock.
  - Setting the SYSTEM\_CONTROL\_CORE\_1\_RUNSTALL bit stalls CPU1. When this bit is set, CPU1 will finish the on-going task and stalls.
- Register SYSTEM\_CORE\_1\_CONTROL\_1\_REG is used to facilitate the communication between CPU0 and CPU1. To be more specific, one CPU can write this register, using the agreed-on formats, which will then be read by the other CPU, thus achieving communication between these two CPUs. Note that the value in this register will not affect any hardware configuration, which allows CPU communication solely controlled by software.

#### **Register Summary** 10.4

In this section, the addresses of all the registers starting with SYSTEM are relative to the base address of system registers provided in Table 1-4 in Chapter 1 System and Memory; and those starting with APB are relative to the base address of APB control also provided in Table 1-4 in Chapter 1 System and Memory.


Name	Description	Address	Access
SYSTEM_CORE_1_CONTROL_0_REG	Core1 control register 0	0x0000	R/W
SYSTEM_CORE_1_CONTROL_1_REG	Core1 control register 1	0x0004	R/W
SYSTEM_CPU_PER_CONF_REG	CPU peripheral clock configuration register	0x0010	R/W
SYSTEM_PERIP_CLK_EN0_REG	System peripheral clock enable register 0	0x0018	R/W
SYSTEM_PERIP_CLK_EN1_REG	System peripheral clock enable register 1	0x001C	R/W
SYSTEM_PERIP_RST_EN0_REG	System peripheral reset register 0	0x0020	R/W
SYSTEM_PERIP_RST_EN1_REG	System peripheral reset register 1	0x0024	R/W
SYSTEM_BT_LPCK_DIV_FRAC_REG	Low-power clock configuration register 1	0x002C	R/W
SYSTEM_CPU_INTR_FROM_CPU_0_REG	Software interrupt source register 0	0x0030	R/W
SYSTEM_CPU_INTR_FROM_CPU_1_REG	Software interrupt source register 1	0x0034	R/W
SYSTEM_CPU_INTR_FROM_CPU_2_REG	Software interrupt source register 2	0x0038	R/W
SYSTEM_CPU_INTR_FROM_CPU_3_REG	Software interrupt source register 3	0x003C	R/W
SYSTEM_RSA_PD_CTRL_REG	RSA memory power control register	0x0040	R/W
SYSTEM_EDMA_CTRL_REG	EDMA control register	0x0044	R/W
SYSTEM_CACHE_CONTROL_REG	Cache control register	0x0048	R/W
SYSTEM_EXTERNAL_DEVICE_ENCRYPT_	External memory encryption and decryption	0x004C	R/W
DECRYPT_CONTROL_REG	control register		
SYSTEM_RTC_FASTMEM_CONFIG_REG	Fast memory CRC configuration register	0x0050	varies
SYSTEM_RTC_FASTMEM_CRC_REG	Fast memory CRC result register	0x0054	RO
SYSTEM_CLOCK_GATE_REG	System clock control register	0x005C	R/W
SYSTEM_SYSCLK_CONF_REG	System clock configuration register	0x0060	varies
SYSTEM_DATE_REG	Version register	0x0FFC	R/W

Name	Description	Address	Access
APB_CTRL_CLKGATE_FORCE_ON_REG	Internal memory clock gate enable register	0x00A8	R/W
APB_CTRL_MEM_POWER_DOWN_REG	Internal memory control register	0x00AC	R/W
APB_CTRL_MEM_POWER_UP_REG	Internal memory control register	0x00B0	R/W

#### 10.5 Registers

In this section, the addresses of all the registers starting with SYSTEM are relative to the base address of system registers provided in Table 1-4 in Chapter 1 System and Memory; and those starting with APB are relative to the base address of APB control also provided in Table 1-4 in Chapter 1 System and Memory.

Register 10.1. SYSTEM\_CORE\_1\_CONTROL\_0\_REG (0x0000)



SYSTEM\_CONTROL\_CORE\_1\_RUNSTALL Set this bit to stall Core 1. (R/W)

SYSTEM\_CONTROL\_CORE\_1\_CLKGATE\_EN Set this bit to enable Core 1 clock. (R/W)


SYSTEM\_CONTROL\_CORE\_1\_RESETING Set this bit to reset Core 1. (R/W)

Register 10.2. SYSTEM\_CORE\_1\_CONTROL\_1\_REG (0x0004)



SYSTEM\_CONTROL\_CORE\_1\_MESSAGE This field is used to facilitate the communication between CPU0 and CPU1. (R/W)

Register 10.3. SYSTEM\_CPU\_PER\_CONF\_REG (0x0010)



SYSTEM\_CPUPERIOD\_SEL Set this field to select the CPU clock frequency. (R/W)

SYSTEM\_PLL\_FREQ\_SEL Set this bit to select the PLL clock frequency. (R/W)

**SYSTEM\_CPU\_WAIT\_MODE\_FORCE\_ON** Set this bit to force on the clock gate of CPU wait mode. Usually, after executing the WAITI instruction, CPU enters the wait mode, during which the clock gate of CPU is turned off until any interrupts occur. In this way, power consumption is reduced. However, if this bit is set, the clock gate of CPU is always on and will not be turned off by the WAITI instruction. (R/W)

SYSTEM\_CPU\_WAITI\_DELAY\_NUM Sets the number of delay cycles to turn off the CPU clock gate after the CPU enters the wait mode because of a WAITI instruction. (R/W)

Register 10.4. SYSTEM PERIP CLK EN0 REG (0x0018)

4º	Server Server		ACC STEM	AN SON	U.			Str. Str.	JAN	W. S.		一个一个一个	37	(S)	9 10 0 H	のはないからか		14		J. P. T. M. T. M. S.	CHARGE		10 0 0 10 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	からからから	るがあるから	3000 A	948 P. T.		4/4/1/2/2016 10/4/1/2016		A THE PARTY OF THE	$\sim$	Ż
31	30	29	28			25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	1	1	0	0	0	0	1	1	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	1	1	0	0	1	1	0	Reset	

SYSTEM\_SPI01\_CLK\_EN Set this bit to enable SPI01 clock. (R/W)

SYSTEM UART CLK EN Set this bit to enable UART clock. (R/W)

SYSTEM\_I2SO\_CLK\_EN Set this bit to enable I2SO clock. (R/W)

SYSTEM\_UART1\_CLK\_EN Set this bit to enable UART1 clock. (R/W)

SYSTEM\_SPI2\_CLK\_EN Set this bit to enable SPI2 clock. (R/W)

SYSTEM\_I2C\_EXTO\_CLK\_EN Set this bit to enable I2C\_EXTO clock. (R/W)

SYSTEM\_UHCIO\_CLK\_EN Set this bit to enable UHCIO clock. (R/W)

SYSTEM\_RMT\_CLK\_EN Set this bit to enable RMT clock. (R/W)

SYSTEM\_PCNT\_CLK\_EN Set this bit to enable PCNT clock. (R/W)

SYSTEM\_LEDC\_CLK\_EN Set this bit to enable LEDC clock. (R/W)

SYSTEM TIMERGROUP CLK EN Set this bit to enable TIMERGROUPO clock. (R/W)

SYSTEM\_TIMERGROUP1\_CLK\_EN Set this bit to enable TIMERGROUP1 clock. (R/W)

SYSTEM\_SPI3\_CLK\_EN Set this bit to enable SPI3 clock. (R/W)

**SYSTEM\_PWM0\_CLK\_EN** Set this bit to enable PWM0 clock. (R/W)

SYSTEM\_I2C\_EXT1\_CLK\_EN Set this bit to enable I2C\_EXT1 clock. (R/W)

SYSTEM\_CAN\_CLK\_EN Set this bit to enable CAN clock. (R/W)

SYSTEM\_PWM1\_CLK\_EN Set this bit to enable PWM1 clock. (R/W)

SYSTEM\_I2S1\_CLK\_EN Set this bit to enable I2S1 clock. (R/W)


SYSTEM\_USB\_CLK\_EN Set this bit to enable USB clock. (R/W)

SYSTEM\_UART\_MEM\_CLK\_EN Set this bit to enable UART\_MEM clock. (R/W)

SYSTEM\_SYSTIMER\_CLK\_EN Set this bit to enable SYSTEM TIMER clock. (R/W)

SYSTEM\_ADC2\_ARB\_CLK\_EN Set this bit to enable ADC2\_ARB clock. (R/W)

#### Register 10.5. SYSTEM PERIP CLK EN1 REG (0x001C)



SYSTEM\_PERI\_BACKUP\_CLK\_EN Set this bit to enable peri backup clock. (R/W) SYSTEM\_CRYPTO\_AES\_CLK\_EN Set this bit to enable AES clock. (R/W) SYSTEM\_CRYPTO\_SHA\_CLK\_EN Set this bit to enable SHA clock. (R/W) SYSTEM\_CRYPTO\_RSA\_CLK\_EN Set this bit to enable RSA clock. (R/W) SYSTEM\_CRYPTO\_DS\_CLK\_EN Set this bit to enable DS clock. (R/W) SYSTEM\_CRYPTO\_HMAC\_CLK\_EN Set this bit to enable HMAC clock. (R/W) SYSTEM\_DMA\_CLK\_EN Set this bit to enable DMA clock. (R/W) SYSTEM\_SDIO\_HOST\_CLK\_EN Set this bit to enable SDIO\_HOST clock. (R/W) SYSTEM\_LCD\_CAM\_CLK\_EN Set this bit to enable LCD\_CAM clock. (R/W) SYSTEM\_UART2\_CLK\_EN Set this bit to enable UART2 clock. (R/W) SYSTEM\_USB\_DEVICE\_CLK\_EN Set this bit to enable USB\_DEVICE clock. (R/W)

#### Register 10.6. SYSTEM PERIP RST EN0 REG (0x0020)

	400			PO S	RR RES			SUSSI	JAN STAN	V,	A A A A A	(S)	ŽŽ	(y)	30	12		ZIN,	A CHAIN	JIP'S TIME	R. R		10, 10, 10, 10, 10, 10, 10, 10, 10, 10,		SOUND	000 NO 100 NO 10	100 V	∕.	1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,	SOR MINES	JACTOR	
	31	30	29	28		25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ĺ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

**SYSTEM\_SPI01\_RST** Set this bit to reset SPI01. (R/W)

SYSTEM\_UART\_RST Set this bit to reset UART. (R/W)

SYSTEM\_I2S0\_RST Set this bit to reset I2S0. (R/W)

SYSTEM\_UART1\_RST Set this bit to reset UART1. (R/W)

SYSTEM\_SPI2\_RST Set this bit to reset SPI2. (R/W)

SYSTEM\_I2C\_EXTO\_RST Set this bit to reset I2C\_EXTO. (R/W)

SYSTEM\_UHCIO\_RST Set this bit to reset UHCIO. (R/W)

SYSTEM\_RMT\_RST Set this bit to reset RMT. (R/W)

SYSTEM PCNT RST Set this bit to reset PCNT. (R/W)

**SYSTEM LEDC RST** Set this bit to reset LEDC. (R/W)

**SYSTEM\_TIMERGROUP\_RST** Set this bit to reset TIMERGROUPO. (R/W)

SYSTEM\_TIMERGROUP1\_RST Set this bit to reset TIMERGROUP1. (R/W)

SYSTEM\_SPI3\_RST Set this bit to reset SPI3. (R/W)

SYSTEM\_PWM0\_RST Set this bit to reset PWM0. (R/W)

SYSTEM\_I2C\_EXT1\_RST Set this bit to reset I2C\_EXT1. (R/W)

**SYSTEM\_CAN\_RST** Set this bit to reset CAN. (R/W)

**SYSTEM\_PWM1\_RST** Set this bit to reset PWM1. (R/W)

SYSTEM\_I2S1\_RST Set this bit to reset I2S1. (R/W)


SYSTEM\_USB\_RST Set this bit to reset USB. (R/W)

**SYSTEM\_UART\_MEM\_RST** Set this bit to reset UART\_MEM. (R/W)

**SYSTEM\_SYSTIMER\_RST** Set this bit to reset SYSTIMER. (R/W)


**SYSTEM\_ADC2\_ARB\_RST** Set this bit to reset ADC2\_ARB. (R/W)

### Register 10.7. SYSTEM\_PERIP\_RST\_EN1\_REG (0x0024)



SYSTEM\_PERI\_BACKUP\_RST Set this bit to reset BACKUP. (R/W) SYSTEM\_CRYPTO\_AES\_RST Set this bit to reset CRYPTO\_AES. (R/W) SYSTEM\_CRYPTO\_SHA\_RST Set this bit to reset CRYPTO\_SHA. (R/W) SYSTEM\_CRYPTO\_RSA\_RST Set this bit to reset CRYPTO\_RSA. (R/W) SYSTEM\_CRYPTO\_DS\_RST Set this bit to reset CRYPTO\_DS. (R/W) SYSTEM\_CRYPTO\_HMAC\_RST Set this bit to reset CRYPTO\_HMAC. (R/W) SYSTEM\_DMA\_RST Set this bit to reset DMA. (R/W) SYSTEM\_SDIO\_HOST\_RST Set this bit to reset SDIO\_HOST. (R/W) SYSTEM\_LCD\_CAM\_RST Set this bit to reset LCD\_CAM. (R/W) SYSTEM\_UART2\_RST Set this bit to reset UART2. (R/W) SYSTEM\_USB\_DEVICE\_RST Set this bit to reset USB\_DEVICE. (R/W)

Register 10.8. SYSTEM\_BT\_LPCK\_DIV\_FRAC\_REG (0x002C)




SYSTEM\_LPCLK\_SEL\_RTC\_SLOW Set this bit to select RTC slow clock as the low-power clock. (R/W)

SYSTEM\_LPCLK\_SEL\_8M Set this bit to select 8 MHz clock as the low-power clock. (R/W) SYSTEM\_LPCLK\_SEL\_XTAL Set this bit to select XTAL clock as the low-power clock. (R/W) SYSTEM\_LPCLK\_SEL\_XTAL32K Set this bit to select XTAL32K clock as the low-power clock. (R/W)


SYSTEM\_LPCLK\_RTC\_EN Set this bit to enable the RTC low-power clock. (R/W)

Register 10.9. SYSTEM\_CPU\_INTR\_FROM\_CPU\_0\_REG (0x0030)




SYSTEM\_CPU\_INTR\_FROM\_CPU\_0 Set this bit to generate CPU interrupt 0. This bit needs to be reset by software in the ISR process. (R/W)

Register 10.10. SYSTEM\_CPU\_INTR\_FROM\_CPU\_1\_REG (0x0034)




SYSTEM\_CPU\_INTR\_FROM\_CPU\_1 Set this bit to generate CPU interrupt 1. This bit needs to be reset by software in the ISR process. (R/W)

Register 10.11. SYSTEM\_CPU\_INTR\_FROM\_CPU\_2\_REG (0x0038)




SYSTEM\_CPU\_INTR\_FROM\_CPU\_2 Set this bit to generate CPU interrupt 2. This bit needs to be reset by software in the ISR process. (R/W)

Register 10.12. SYSTEM\_CPU\_INTR\_FROM\_CPU\_3\_REG (0x003C)



SYSTEM\_CPU\_INTR\_FROM\_CPU\_3 Set this bit to generate CPU interrupt 3. This bit needs to be reset by software in the ISR process. (R/W)

### Register 10.13. SYSTEM RSA PD CTRL REG (0x0040)




SYSTEM\_RSA\_MEM\_PD Set this bit to send the RSA memory into retention state. This bit has the lowest priority, meaning it can be masked by the SYSTEM\_RSA\_MEM\_FORCE\_PU field. When Digital Signature occupies the RSA, this bit is invalid. (R/W)

SYSTEM\_RSA\_MEM\_FORCE\_PU Set this bit to force the RSA memory to work as normal when the chip enters light sleep. This bit has the second highest priority, meaning it overrides the SYS-TEM\_RSA\_MEM\_PD field. (R/W)

SYSTEM\_RSA\_MEM\_FORCE\_PD Set this bit to send the RSA memory into retention state. This bit has the highest priority, meaning it sends the RSA memory into retention state regardless of the SYSTEM\_RSA\_MEM\_FORCE\_PU field. (R/W)


Register 10.14. SYSTEM\_EDMA\_CTRL\_REG (0x0044)



SYSTEM\_EDMA\_CLK\_ON Set this bit to enable EDMA clock. (R/W)

SYSTEM\_EDMA\_RESET Set this bit to reset EDMA. (R/W)

### Register 10.15. SYSTEM CACHE CONTROL REG (0x0048)




SYSTEM\_ICACHE\_CLK\_ON Set this bit to enable i-cache clock. (R/W)

**SYSTEM\_ICACHE\_RESET** Set this bit to reset i-cache. (R/W)

SYSTEM\_DCACHE\_CLK\_ON Set this bit to enable d-cache clock. (R/W)

SYSTEM\_DCACHE\_RESET Set this bit to reset d-cache. (R/W)

Register 10.16. SYSTEM\_EXTERNAL\_DEVICE\_ENCRYPT\_DECRYPT\_CONTROL\_REG (0x004C)




SYSTEM\_ENABLE\_SPI\_MANUAL\_ENCRYPT Set this bit to enable Manual Encryption under SPI Boot mode. (R/W)

SYSTEM\_ENABLE\_DOWNLOAD\_DB\_ENCRYPT Set this bit to enable Auto Encryption under Download Boot mode. (R/W)

SYSTEM\_ENABLE\_DOWNLOAD\_GOCB\_DECRYPT Set this bit to enable Auto Decryption under Download Boot mode. (R/W)

SYSTEM\_ENABLE\_DOWNLOAD\_MANUAL\_ENCRYPT Set this bit to enable Manual Encryption under Download Boot mode. (R/W)

Register 10.17. SYSTEM RTC FASTMEM CONFIG REG (0x0050)



SYSTEM\_RTC\_MEM\_CRC\_START Set this bit to start the CRC of RTC memory (R/W)

SYSTEM\_RTC\_MEM\_CRC\_ADDR This field is used to set address of RTC memory for CRC. (R/W)

SYSTEM\_RTC\_MEM\_CRC\_LEN This field is used to set length of RTC memory for CRC based on start address. (R/W)

SYSTEM\_RTC\_MEM\_CRC\_FINISH This bit stores the status of RTC memory CRC. High level means finished while low level means not finished. (RO)

Register 10.18. SYSTEM\_RTC\_FASTMEM\_CRC\_REG (0x0054)




SYSTEM\_RTC\_MEM\_CRC\_RES This field stores the CRC result of RTC memory. (RO)

Register 10.19. SYSTEM\_CLOCK\_GATE\_REG (0x005C)



SYSTEM\_CLK\_EN Set this bit to enable the system clock. (R/W)

## Register 10.20. SYSTEM\_SYSCLK\_CONF\_REG (0x0060)




SYSTEM\_PRE\_DIV\_CNT This field is used to set the count of prescaler of XTAL\_CLK. For details, please refer to Table 4-4 in Chapter 4 Reset and Clock. (R/W)

SYSTEM\_SOC\_CLK\_SEL This field is used to select SOC clock. For details, please refer to Table 4-2 in Chapter 4 Reset and Clock. (R/W)


SYSTEM\_CLK\_XTAL\_FREQ This field is used to read XTAL frequency in MHz. (RO)

Register 10.21. SYSTEM\_DATE\_REG (0x0FFC)



SYSTEM\_DATE Version control register. (R/W)


Register 10.22. APB\_CTRL\_CLKGATE\_FORCE\_ON\_REG (0x00A8)



APB\_CTRL\_ROM\_CLKGATE\_FORCE\_ON Set 1 to configure the ROM clock gate to be always on; Set 0 to configure the clock gate to turn on automatically when ROM is accessed and turn off automatically when ROM is not accessed. (R/W)

APB\_CTRL\_SRAM\_CLKGATE\_FORCE\_ON Set 1 to configure the SRAM clock gate to be always on; Set 0 to configure the clock gate to turn on automatically when SRAM is accessed and turn off automatically when SRAM is not accessed. (R/W)


Register 10.23. APB\_CTRL\_MEM\_POWER\_DOWN\_REG (0x00AC)



APB\_CTRL\_ROM\_POWER\_DOWN Set this field to send the internal ROM into retention state. (R/W)

APB\_CTRL\_SRAM\_POWER\_DOWN Set this field to send the internal SRAM into retention state. (R/W)

## Register 10.24. APB\_CTRL\_MEM\_POWER\_UP\_REG (0x00B0)



APB\_CTRL\_ROM\_POWER\_UP Set this field to force the internal ROM to work as normal (do not enter the retention state) when the chip enters light sleep. (R/W)

APB\_CTRL\_SRAM\_POWER\_UP Set this field to force the internal SRAM to work as normal (do not enter the retention state) when the chip enters light sleep. (R/W)

# 11 SHA Accelerator (SHA)

# 11.1 Introduction

ESP32-S3 integrates an SHA accelerator, which is a hardware device that speeds up SHA algorithm significantly, compared to SHA algorithm implemented solely in software. The SHA accelerator integrated in ESP32-S3 has two working modes, which are Typical SHA and DMA-SHA.

# 11.2 Features

The following functionality is supported:

- All the hash algorithms introduced in FIPS PUB 180-4 Spec.
  - SHA-1
  - SHA-224
  - SHA-256
  - SHA-384
  - SHA-512
  - SHA-512/224
  - SHA-512/256
  - SHA-512/t
- Two working modes
  - Typical SHA
  - DMA-SHA
- interleaved function when working in Typical SHA working mode
- Interrupt function when working in DMA-SHA working mode

# 11.3 Working Modes

The SHA accelerator integrated in ESP32-S3 has two working modes.

- Typical SHA Working Mode: all the data is written and read via CPU directly.
- DMA-SHA Working Mode: all the data is read via DMA. That is, users can configure the DMA controller to read all the data needed for hash operation, thus releasing CPU for completing other tasks.

Users can start the SHA accelerator with different working modes by configuring registers SHA\_START\_REG and SHA\_DMA\_START\_REG. For details, please see Table 11-1.

Table 11-1. SHA Accelerator Working Mode

Working Mode	Configuration Method
Typical SHA	Set SHA_START_REG to 1
DMA-SHA	Set SHA_DMA_START_REG to 1

Users can choose hash algorithms by configuring the SHA\_MODE\_REG register. For details, please see Table 11-2.

Table 11-2. SHA Hash Algorithm Selection

Hash Algorithm	SHA_MODE_REG Configuration
SHA-1	0
SHA-224	1 ,
SHA-256	2
SHA-384	3
SHA-512	4
SHA-512/224	5
SHA-512/256	6
SHA-512/t	7

### Notice:

ESP32-S3's Digital Signature (DS) and HMAC Accelerator (HMAC) modules also call the SHA accelerator. Therefore, users cannot access the SHA accelerator when these modules are working.

# 11.4 Function Description

SHA accelerator can generate the message digest via two steps: Preprocessing and Hash operation.

# 11.4.1 Preprocessing

Preprocessing consists of three steps: padding the message, parsing the message into message blocks and setting the initial hash value.

# 11.4.1.1 Padding the Message

The SHA accelerator can only process message blocks of 512 or 1024 bits, depending on the algorithm. Thus, all the messages should be padded to a multiple of 512 or 1024 bits before the hash task.

Suppose that the length of the message M is m bits. Then M shall be padded as introduced below:

- SHA-1, SHA-224 and SHA-256
  - 1. First, append the bit "1" to the end of the message;
  - 2. Second, append k zero bits, where k is the smallest, non-negative solution to the equation  $m+1+k\equiv 448\ mod\ 512;$
  - 3. Last, append the 64-bit block of value equal to the number m expressed using a binary representation.

- SHA-384, SHA-512, SHA-512/224, SHA-512/256 and SHA-512/t
  - 1. First, append the bit "1" to the end of the message;
  - 2. Second, append k zero bits, where k is the smallest, non-negative solution to the equation  $m+1+k\equiv 896 \ mod \ 1024;$
  - 3. Last, append the 128-bit block of value equal to the number m expressed using a binary representation.

For more details, please refer to Section "5.1 Padding the Message" in FIPS PUB 180-4 Spec.

# 11.4.1.2 Parsing the Message

The message and its padding must be parsed into N 512-bit or 1024-bit blocks.

- For **SHA-1**, **SHA-224** and **SHA-256**: the message and its padding are parsed into N 512-bit blocks,  $M^{(1)}$ ,  $M^{(2)}$ , ...,  $M^{(N)}$ . Since the 512 bits of the input block may be expressed as sixteen 32-bit words, the first 32 bits of message block i are denoted  $M_0^{(i)}$ , the next 32 bits are  $M_1^{(i)}$ , and so on up to  $M_{15}^{(i)}$ .
- For SHA-384, SHA-512, SHA-512/224, SHA-512/256 and SHA-512/t: the message and its padding are parsed into N 1024-bit blocks. Since the 1024 bits of the input block may be expressed as sixteen 64-bit words, the first 64 bits of message block i are denoted  $M_0^{(i)}$ , the next 64 bits are  $M_1^{(i)}$ , and so on up to  $M_{15}^{(i)}$ .

During the task, all the message blocks are written into the SHA\_M\_n\_REG, following the rules below:

- For SHA-1, SHA-224 and SHA-256:  $M_0^{(i)}$  is stored in SHA\_M\_0\_REG,  $M_1^{(i)}$  stored in SHA\_M\_1\_REG, ..., and  $M_{15}^{(i)}$  stored in SHA\_M\_15\_REG.
- For SHA-384, SHA-512, SHA-512/224 and SHA-512/256: the most significant 32 bits and the least significant 32 bits of  $\mathsf{M}_0^{(i)}$  are stored in SHA\_M\_0\_REG and SHA\_M\_1\_REG, respectively, ..., the most significant 32 bits and the least significant 32 bits of  $\mathsf{M}_{15}^{(i)}$  are stored in SHA\_M\_30\_REG and SHA\_M\_31\_REG, respectively.

### Note:

For more information about "message block", please refer to Section "2.1 Glossary of Terms and Acronyms" in <u>FIPS\_PUB</u> 180-4 Spec.

## 11.4.1.3 Initial Hash Value

Before hash task begins for each of the secure hash algorithms, the initial Hash value H<sup>(0)</sup> must be set based on different algorithms, among which the SHA-1, SHA-224, SHA-256, SHA-384, SHA-512, SHA-512/224, and SHA-512/256 algorithms use the initial Hash values (constant C) stored in the hardware.

However, SHA-512/t requires a distinct initial hash value for each operation for a given value of t. Simply put, SHA-512/t is the generic name for a t-bit hash function based on SHA-512 whose output is truncated to t bits. t is any positive integer without a leading zero such that t<512, and t is not 384. The initial hash value for SHA-512/t for a given value of t can be calculated by performing SHA-512 from hexadecimal representation of the string "SHA-512/t". It's not hard to observe that when determining the initial hash values for SHA-512/t algorithms with different t, the only difference lies in the value of t.

Therefore, we have specially developed the following simplified method to calculate the initial hash value for SHA-512/t:

- 1. **Generate t\_string and t\_length**: t\_string is a 32-bit data that stores the input message of *t*. t\_length is a 7-bit data that stores the length of the input message. The t\_string and t\_length are generated in methods described below, depending on the value of *t*:
  - If  $1 \le t \le 9$ , then  $t\_length = 7'h48$  and  $t\_string$  is padded in the following format:

$$8'h30 + 8'ht_0$$
 |  $1'b1$  |  $23'b0$ 

where  $t_0 = t$ .

For example, if t = 8, then  $t_0 = 8$  and  $t\_string = 32'h38800000$ .

• If  $10 \le t \le 99$ , then  $t\_length = 7'h50$  and  $t\_string$  is padded in the following format:

$$8'h30 + 8'ht_1$$
  $8'h30 + 8'ht_0$   $1'b1$   $15'b0$ 

where,  $t_0 = t\%10$  and  $t_1 = t/10$ .

For example, if t = 56, then  $t_0 = 6$ ,  $t_1 = 5$ , and  $t_string = 32'h35368000$ .

• If  $100 \le t \le 512$ , then  $t\_length = 7'h58$  and  $t\_string$  is padded in the following format:

$$8'h30 + 8'ht_2$$
  $8'h30 + 8'ht_1$   $8'h30 + 8'ht_0$   $1'b1$   $7'b0$ 

where,  $t_0 = t\%10$ ,  $t_1 = (t/10)\%10$ , and  $t_2 = t/100$ .

For example, if t = 231, then  $t_0 = 1$ ,  $t_1 = 3$ ,  $t_2 = 2$ , and  $t\_string = 32'h32333180$ .

- 2. **Initialize relevant registers**: Initialize SHA\_T\_STRING\_REG and SHA\_T\_LENGTH\_REG with the generated t\_string and t\_length in the previous step.
- 3. **Obtain initial hash value**: Set the SHA\_MODE\_REG register to 7. Set the SHA\_START\_REG register to 1 to start the SHA accelerator. Then poll register SHA\_BUSY\_REG until the content of this register becomes 0, indicating the calculation of initial hash value is completed.

Please note that the initial value for SHA-512/*t* can be also calculated according to the Section "5.3.6 SHA-512/*t*" in <u>FIPS PUB 180-4 Spec</u>, that is performing SHA-512 operation (with its initial hash value set to the result of 8-bitwise XOR operation of C and 0xa5) from the hexadecimal representation of the string "SHA-512/*t*".

## 11.4.2 Hash task Process

After the preprocessing, the ESP32-S3 SHA accelerator starts to hash a message M and generates message digest of different lengths, depending on different hash algorithms. As described above, the ESP32-S3 SHA accelerator supports two working modes, which are Typical SHA and DMA-SHA. The operation process for the SHA accelerator under two working modes is described in the following subsections.

## 11.4.2.1 Typical SHA Mode Process

Usually, the SHA accelerator will process all blocks of a message and produce a message digest before starting the next message digest.

However, ESP32-S3 SHA working in Typical SHA mode also supports optional "interleaved" message digest calculation. Users can insert new calculation (both Typical SHA and DMA-SHA) each time the SHA accelerator completes one message block. To be more specific, users can store the message digest in registers

SHA\_H\_n\_REG after completing each message block, and assign the accelerator with other higher priority tasks. After the inserted calculation completes, users can put the message digest stored back to registers SHA\_H\_n\_REG, and resume the accelerator with the previously paused calculation.

### Typical SHA Process (except for SHA-512/t)

- 1. Select a hash algorithm.
  - Configure the SHA\_MODE\_REG register based on Table 11-2.
- 2. Process the current message block <sup>1</sup>.
  - Write the message block in registers SHA\_M\_n\_REG.
- 3. Start the SHA accelerator.
  - If this is the first time to execute this step, set the SHA\_START\_REG register to 1 to start the SHA accelerator. In this case, the accelerator uses the initial hash value stored in hardware for a given algorithm configured in Step 1 to start the calculation;
  - If this is not the first time to execute this step<sup>2</sup>, set the SHA\_CONTINUE\_REG register to 1 to start the SHA accelerator. In this case, the accelerator uses the hash value stored in the SHA\_H\_n\_REG register to start calculation.
- 4. Check the progress of the current message block.
  - Poll register SHA\_BUSY\_REG until the content of this register becomes 0, indicating the accelerator has completed the calculation for the current message block and now is in the "idle" status <sup>3</sup>.
- 5. Decide if you have more message blocks to process:
  - If yes, please go back to Step 2.
  - Otherwise, please continue.
- 6. Obtain the message digest.
  - Read the message digest from registers SHA\_H\_n\_REG.

### Typical SHA Process (SHA-512/t)

- 1. Select a hash algorithm.
  - Configure the SHA\_MODE\_REG register to 7 for SHA-512/t.
- 2. Calculate the initial hash value.
  - (a) Calculate t\_stiring and t\_length and initialize SHA\_T\_STRING\_REG and SHA\_T\_LENGTH\_REG with the generated t\_string and t\_length. For details, please refer to Section 11.4.1.3.
  - (b) Set the SHA\_START\_REG register to 1 to start the SHA accelerator.
  - (c) Poll register SHA\_BUSY\_REG until the content of this register becomes 0, indicating the calculation of initial hash value is completed.
- 3. Process the current message block<sup>1</sup>.
  - Write the message block in registers SHA\_M\_n\_REG.
- 4. Start the SHA accelerator

- Set the SHA\_CONTINUE\_REG register to 1. In this case, the accelerator uses the hash value stored in the SHA\_H\_n\_REG register to start calculation.
- 5. Check the progress of the calculation.
  - Poll register SHA\_BUSY\_REG until the content of this register becomes 0, indicating the accelerator has completed the calculation for the current message block and now is in the "idle" status<sup>3</sup>.
- 6. Decide if you have more message blocks to process:
  - If yes, please go back to Step 3.
  - Otherwise, please continue.
- 7. Obtain the message digest.
  - Read the message digest from registers SHA\_H\_n\_REG.

### Note:

- 1. In this step, the software can also write the next message block (to be processed) in registers SHA\_M\_n\_REG, if any, while the hardware starts SHA calculation, to save time.
- 2. You are resuming the SHA accelerator with the previously paused calculation.
- 3. Here you can decide if you want to insert other calculations. If yes, please go to the process for interleaved calculations for details.

As mentioned above, ESP32-S3 SHA accelerator supports "interleaving" calculation under the Typical SHA working mode.

The process to implement interleaved calculation is described below.

- 1. Prepare to hand the SHA accelerator over for an interleaved calculation by saving the following data of the previous calculation.
  - The selected hash algorithm stored in the SHA MODE REG register.
  - The message digest stored in registers SHA\_H\_n\_REG.
- 2. Perform the interleaved calculation. For the detailed process of the interleaved calculation, please refer to Typical SHA process or DMA-SHA process, depending on the working mode of your interleaved calculation.
- 3. Prepare to hand the SHA accelerator back to the previously paused calculation by restoring the following data of the previous calculation.
  - Write the previously stored hash algorithm back to register SHA\_MODE\_REG
  - Write the previously stored message digest back to registers SHA\_H\_n\_REG
- 4. Write the next message block from the previous paused calculation in registers SHA\_M\_n\_REG, and set the SHA\_CONTINUE\_REG register to 1 to restart the SHA accelerator with the previously paused calculation.

### 11.4.2.2 DMA-SHA Mode Process

ESP32-S3 SHA accelerator does not support "interleaving" message digest calculation when using the DMA, which means you cannot insert new calculation before the whole DMA-SHA process completes. In this case,

users who need inserted calculation are recommended to divide your message blocks and perform several DMA-SHA calculation, instead of trying to compute all the messages in one go.

In contrast to the Typical SHA working mode, when the SHA accelerator is working under the DMA-SHA mode, all data read are completed via DMA.

Therefore, users are required to configure the DMA controller following the description in Chapter 7 GDMA Controller (DMA) [to be added later].

### DMA-SHA process (except SHA-512/t)

- 1. Select a hash algorithm.
  - Select a hash algorithm by configuring the SHA\_MODE\_REG register. For details, please refer to Table 11-2.
- 2. Configure the SHA\_INT\_ENA\_REG register to enable or disable interrupt (Set 1 to enable).
- 3. Configure the number of message blocks.
  - Write the number of message blocks M to the SHA\_DMA\_BLOCK\_NUM\_REG register.
- 4. Start the DMA-SHA calculation.
  - If the current DMA-SHA calculation follows a previous calculation, firstly write the message digest from the previous calculation to registers SHA\_H\_n\_REG, then write 1 to register SHA\_DMA\_CONTINUE\_REG to start SHA accelerator;
  - Otherwise, write 1 to register SHA\_DMA\_START\_REG to start the accelerator.
- 5. Wait till the completion of the DMA-SHA calculation, which happens when:
  - The content of SHA\_BUSY\_REG register becomes 0, or
  - An SHA interrupt occurs. In this case, please clear interrupt by writing 1 to the SHA\_INT\_CLEAR\_REG
    register.
- 6. Obtain the message digest:
  - Read the message digest from registers SHA\_H\_n\_REG.

# DMA-SHA process for SHA-512/t

- 1. Select a hash algorithm.
  - Select SHA-512/t algorithm by configuring the SHA\_MODE\_REG register to 7.
- 2. Configure the SHA\_INT\_ENA\_REG register to enable or disable interrupt (Set 1 to enable).
- 3. Calculate the initial hash value.
  - (a) Calculate t\_string and t\_length and initialize SHA\_T\_STRING\_REG and SHA\_T\_LENGTH\_REG with the generated t\_string and t\_length. For details, please refer to Section 11.4.1.3.
  - (b) Set the SHA\_START\_REG register to 1 to start the SHA accelerator.
  - (c) Poll register SHA\_BUSY\_REG until the content of this register becomes 0, indicating the calculation of initial hash value is completed.
- 4. Configure the number of message blocks.

- Write the number of message blocks M to the SHA\_DMA\_BLOCK\_NUM\_REG register.
- 5. Start the DMA-SHA calculation.
  - Write 1 to register SHA\_DMA\_CONTINUE\_REG to start the accelerator.
- 6. Wait till the completion of the DMA-SHA calculation, which happens when:
  - The content of SHA\_BUSY\_REG register becomes 0, or
  - An SHA interrupt occurs. In this case, please clear interrupt by writing 1 to the SHA INT CLEAR REG register.
- 7. Obtain the message digest:
  - Read the message digest from registers SHA\_H\_n\_REG.

# 11.4.3 Message Digest

After the hash task completes, the SHA accelerator writes the message digest from the task to registers SHA\_H\_n\_REG(n: 0~15). The lengths of the generated message digest are different depending on different hash algorithms. For details, see Table 11-6 below:

Table 11-6. The Storage and Length of Message digest from Different Algorithms

Hash Algorithm	Length of Message Digest (in bits)	Storage <sup>1</sup>
SHA-1	160	SHA_H_0_REG ~ SHA_H_4_REG
SHA-224	224	SHA_H_0_REG ~ SHA_H_6_REG
SHA-256	256	SHA_H_0_REG ~ SHA_H_7_REG
SHA-384	384	SHA_H_0_REG ~ SHA_H_11_REG
SHA-512	512	SHA_H_0_REG ~ SHA_H_15_REG
SHA-512/224	224	SHA_H_0_REG ~ SHA_H_6_REG
SHA-512/256	256	SHA_H_0_REG ~ SHA_H_7_REG
SHA-512/t <sup>2</sup>	t	SHA_H_0_REG ~ SHA_H_X_REG

<sup>&</sup>lt;sup>1</sup> The message digest are stored in registers from most significant bits to the least significant bits, with the first word stored in register SHA\_H\_0\_REG and the second word stored in register SHA\_H\_1\_REG... For details, please see subsection 11.4.1.2.

- 1. For example:
  - When t = 8, then x = 0, indicating that the 8-bit long message digest is stored in the most significant 8 bits of register SHA\_H\_0\_REG;
  - When t = 32, then x = 0, indicating that the 32-bit long message digest is stored in register SHA\_H\_0\_REG;
  - When t = 132, then x = 4, indicating that the 132-bit long message digest is stored in registers SHA\_H\_0\_REG, SHA\_H\_1\_REG, SHA\_H\_2\_REG, SHA\_H\_3\_REG, and SHA\_H\_4\_REG.

The registers used for SHA-512/t algorithm depend on the value of t. x+1 indicates the number of 32-bit registers used to store t bits of message digest, so that x = roundup(t/32)-

# 11.4.4 Interrupt

SHA accelerator supports interrupt on the completion of message digest calculation when working in the DMA-SHA mode. To enable this function, write 1 to register SHA\_INT\_ENA\_REG. Note that the interrupt should be cleared by software after use via setting the SHA\_INT\_CLEAR\_REG register to 1.

#### 11.5 **Register Summary**

The addresses in this section are relative to the SHA accelerator base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Address	Access
Control/Status registers			
SHA_CONTINUE_REG	Continues SHA operation (only effective in Typical SHA mode)	0x0014	WO
SHA_BUSY_REG	Indicates if SHA Accelerator is busy or not	0x0018	RO
SHA_DMA_START_REG	Starts the SHA accelerator for DMA-SHA operation	0x001C	WO
SHA_START_REG	Starts the SHA accelerator for Typical SHA operation	0x0010	WO
SHA_DMA_CONTINUE_REG	Continues SHA operation (only effective in DMA-SHA mode)	0x0020	WO
SHA_INT_CLEAR_REG	DMA-SHA interrupt clear register	0x0024	WO
SHA_INT_ENA_REG	DMA-SHA interrupt enable register	0x0028	R/W
Version Register			
SHA_DATE_REG	Version control register	0x002C	R/W
Configuration Registers			
SHA_MODE_REG	Defines the algorithm of SHA accelerator	0x0000	R/W
SHA_T_STRING_REG	String content register for calculating initial Hash Value (only effective for SHA-512/t)	0x0004	R/W
SHA_T_LENGTH_REG	String length register for calculating initial Hash Value (only effective for SHA-512/t)	0x0008	R/W
Memories	1	I	
SHA_DMA_BLOCK_NUM_REG	Block number register (only effective for DMA-SHA)	0x000C	R/W
SHA_H_0_REG	Hash value	0x0040	R/W
SHA_H_1_REG	Hash value	0x0044	R/W
SHA_H_2_REG	Hash value	0x0048	R/W
SHA_H_3_REG	Hash value	0x004C	R/W
SHA_H_4_REG	Hash value	0x0050	R/W
SHA_H_5_REG	Hash value	0x0054	R/W
SHA_H_6_REG	Hash value	0x0058	R/W
SHA_H_7_REG	Hash value	0x005C	R/W
SHA_H_8_REG	Hash value	0x0060	R/W
SHA_H_9_REG	Hash value	0x0064	R/W
SHA_H_10_REG	Hash value	0x0068	R/W

Name	Description	Address	Access
SHA_H_11_REG	Hash value	0x006C	R/W
SHA_H_12_REG	Hash value	0x0070	R/W
SHA_H_13_REG	Hash value	0x0074	R/W
SHA_H_14_REG	Hash value	0x0078	R/W
SHA_H_15_REG	Hash value	0x007C	R/W
SHA_M_0_REG	Message	0x0080	R/W
SHA_M_1_REG	Message	0x0084	R/W
SHA_M_2_REG	Message	0x0088	R/W
SHA_M_3_REG	Message	0x008C	R/W
SHA_M_4_REG	Message	0x0090	R/W
SHA_M_5_REG	Message	0x0094	R/W
SHA_M_6_REG	Message	0x0098	R/W
SHA_M_7_REG	Message	0x009C	R/W
SHA_M_8_REG	Message	0x00A0	R/W
SHA_M_9_REG	Message	0x00A4	R/W
SHA_M_10_REG	Message	0x00A8	R/W
SHA_M_11_REG	Message	0x00AC	R/W
SHA_M_12_REG	Message	0x00B0	R/W
SHA_M_13_REG	Message	0x00B4	R/W
SHA_M_14_REG	Message	0x00B8	R/W
SHA_M_15_REG	Message	0x00BC	R/W
SHA_M_16_REG	Message	0x00C0	R/W
SHA_M_17_REG	Message	0x00C4	R/W
SHA_M_18_REG	Message	0x00C8	R/W
SHA_M_19_REG	Message	0x00CC	R/W
SHA_M_20_REG	Message	0x00D0	R/W
SHA_M_21_REG	Message	0x00D4	R/W
SHA_M_22_REG	Message	0x00D8	R/W
SHA_M_23_REG	Message	0x00DC	R/W
SHA_M_24_REG	Message	0x00E0	R/W
SHA_M_25_REG	Message	0x00E4	R/W
SHA_M_26_REG	Message	0x00E8	R/W
SHA_M_27_REG	Message	0x00EC	R/W
SHA_M_28_REG	Message	0x00F0	R/W
SHA_M_29_REG	Message	0x00F4	R/W
SHA_M_30_REG	Message	0x00F8	R/W
SHA_M_31_REG	Message	0x00FC	R/W

### Registers 11.6


The addresses in this section are relative to the SHA accelerator base address provided in Table 1-4 in Chapter 1 System and Memory.

Register 11.1. SHA\_START\_REG (0x0010)

																	e Kleck	<i>y</i>														,	START
Г																US.																Sy,	~
Ĺ	31																														1	0	
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset


**SHA\_START** Write 1 to start Typical SHA calculation. (WO)

Register 11.2. SHA\_CONTINUE\_REG (0x0014)




SHA\_CONTINUE Write 1 to continue Typical SHA calculation. (WO)

Register 11.3. SHA\_BUSY\_REG (0x0018)




SHA\_BUSY\_STATE Indicates the states of SHA accelerator. (RO) 1'h0: idle 1'h1: busy

Register 11.4. SHA\_DMA\_START\_REG (0x001C)




SHA\_DMA\_START Write 1 to start DMA-SHA calculation. (WO)

Register 11.5. SHA\_DMA\_CONTINUE\_REG (0x0020)



SHA\_DMA\_CONTINUE Write 1 to continue DMA-SHA calculation. (WO)

Register 11.6. SHA\_INT\_CLEAR\_REG (0x0024)



SHA\_CLEAR\_INTERRUPT Clears DMA-SHA interrupt. (WO)

Register 11.7. SHA\_INT\_ENA\_REG (0x0028)




SHA\_INTERRUPT\_ENA Enables DMA-SHA interrupt. (R/W)

Register 11.8. SHA\_DATE\_REG (0x002C)




SHA\_DATE Version control register. (R/W)

Register 11.9. SHA\_MODE\_REG (0x0000)




SHA\_MODE Defines the SHA algorithm. For details, please see Table 11-2. (R/W)

Register 11.10. SHA\_T\_STRING\_REG (0x0004)




SHA\_T\_STRING Defines t\_string for calculating the initial Hash value for SHA-512/t. (R/W)

Register 11.11. SHA\_T\_LENGTH\_REG (0x0008)



SHA\_T\_LENGTH Defines t\_length for calculating the initial Hash value for SHA-512/t. (R/W)

Register 11.12. SHA\_DMA\_BLOCK\_NUM\_REG (0x000C)



SHA\_DMA\_BLOCK\_NUM Defines the DMA-SHA block number. (R/W)

Register 11.13. SHA\_H\_n\_REG (n: 0-15) (0x0040+4\*n)




\$ ·	
31 0	
0x000000	Reset

SHA\_H\_n Stores the nth 32-bit piece of the Hash value. (R/W)

Register 11.14. SHA\_M\_n\_REG (n: 0-31) (0x0080+4\*n)





**SHA\_M\_n** Stores the *n*th 32-bit piece of the message. (R/W)

# 12 AES Accelerator (AES)

# 12.1 Introduction

ESP32-S3 integrates an Advanced Encryption Standard (AES) Accelerator, which is a hardware device that speeds up AES Algorithm significantly, compared to AES algorithms implemented solely in software. The AES Accelerator integrated in ESP32-S3 has two working modes, which are Typical AES and DMA-AES.

# 12.2 Features

The following functionality is supported:

- Typical AES working mode
  - AES-128/AES-256 encryption and decryption
- DMA-AES working mode
  - AES-128/AES-256 encryption and decryption
  - Block cipher mode
    - \* ECB (Electronic Codebook)
    - \* CBC (Cipher Block Chaining)
    - \* OFB (Output Feedback)
    - \* CTR (Counter)
    - \* CFB8 (8-bit Cipher Feedback)
    - \* CFB128 (128-bit Cipher Feedback)
  - Interrupt on completion of computation

# 12.3 AES Working Modes

The AES Accelerator integrated in ESP32-S3 has two working modes, which are Typical AES and DMA-AES.

- Typical AES Working Mode:
  - Supports encryption and decryption using cryptographic keys of 128 and 256 bits, specified in <u>NIST</u> FIPS 197.

In this working mode, the plaintext and ciphertext is written and read via CPU directly.

- DMA-AES Working Mode:
  - Supports encryption and decryption using cryptographic keys of 128 and 256 bits, specified in <u>NIST</u> FIPS 197;
  - Supports block cipher modes ECB/CBC/OFB/CTR/CFB8/CFB128 under NIST SP 800-38A.

In this working mode, the plaintext and ciphertext is written and read via DMA. An interrupt will be generated when operation completes.

Users can choose the working mode for AES accelerator by configuring the AES\_DMA\_ENABLE\_REG register according to Table 12-1 below.

Table 12-1. AES Accelerator Working Mode

AES_DMA_ENABLE_REG	Working Mode
0	Typical AES
1	DMA-AES

Users can choose the length of cryptographic keys and encryption / decryption by configuring the AES\_MODE\_REG register according to Table 12-2 below.

Table 12-2. Key Length and Encryption / Decryption

AES_MODE_REG[2:0]	Key Length and Encryption / Decryption				
0	AES-128 encryption				
1	reserved				
2	AES-256 encryption				
3	reserved				
4	AES-128 decryption				
5	reserved				
6	AES-256 decryption				
7	reserved				

For detailed introduction on these two working modes, please refer to Section 12.4 and Section 12.5 below.

Notice: ESP32-S3's Digital Signature (DS) module will call the AES accelerator. Therefore, users cannot access the AES accelerator when Digital Signature (DS) module is working.

#### Typical AES Working Mode 12.4

In the Typical AES working mode, users can check the working status of the AES accelerator by inquiring the AES STATE REG register and comparing the return value against the Table 12-3 below.

Table 12-3. Working Status under Typical AES Working Mode

AES_STATE_REG	Status	Description
0	IDLE	The AES accelerator is idle or completed operation.
1	WORK	The AES accelerator is in the middle of an operation.

#### 12.4.1 Key, Plaintext, and Ciphertext

The encryption or decryption key is stored in AES\_KEY\_n\_REG, which is a set of eight 32-bit registers.

- For AES-128 encryption/decryption, the 128-bit key is stored in AES\_KEY\_0\_REG ~ AES\_KEY\_3\_REG.
- For AES-256 encryption/decryption, the 256-bit key is stored in AES KEY 0 REG ~ AES KEY 7 REG.

The plaintext and ciphertext are stored in AES\_TEXT\_IN\_m\_REG and AES\_TEXT\_OUT\_m\_REG, which are two sets of four 32-bit registers.

- For AES-128/AES-256 encryption, the AES\_TEXT\_IN\_m\_REG registers are initialized with plaintext. Then, the AES Accelerator stores the ciphertext into AES\_TEXT\_OUT\_m\_REG after operation.
- For AES-128/AES-256 decryption, the AES TEXT IN m REG registers are initialized with ciphertext. Then, the AES Accelerator stores the plaintext into AES\_TEXT\_OUT\_m\_REG after operation.

### 12.4.2 Endianness

### **Text Endianness**

In Typical AES working mode, the AES Accelerator uses cryptographic keys to encrypt and decrypt data in blocks of 128 bits. When filling data into AES\_TEXT\_IN\_m\_REG register or reading result from AES\_TEXT\_OUT\_m\_REG registers, users should follow the text endianness type specified in Table 12-4.

Table 12-4. Text Endianness Type for Typical AES

	Plaintext/Ciphertext											
C.	tate <sup>1</sup>	$c^2$										
	ale	0	1	2	3							
	0	AES_TEXT_x_0_REG[7:0]	AES_TEXT_x_1_REG[7:0]	AES_TEXT_x_2_REG[7:0]	AES_TEXT_x_3_REG[7:0]							
_	1	AES_TEXT_x_0_REG[15:8]	AES_TEXT_x_1_REG[15:8]	AES_TEXT_x_2_REG[15:8]	AES_TEXT_x_3_REG[15:8]							
'	2	AES_TEXT_x_0_REG[23:16]	AES_TEXT_x_1_REG[23:16]	AES_TEXT_x_2_REG[23:16]	AES_TEXT_x_3_REG[23:16]							
	3	AES_TEXT_x_0_REG[31:24]	AES_TEXT_x_1_REG[31:24]	AES_TEXT_x_2_REG[31:24]	AES_TEXT_x_3_REG[31:24]							

<sup>&</sup>lt;sup>1</sup> The definition of "State (including c and r)" is described in Section 3.4 The State in NIST FIPS 197.

### **Key Endianness**

In Typical AES working mode, When filling key into AES\_KEY\_m\_REG registers, users should follow the key endianness type specified in Table 12-5 and Table 12-6.

Table 12-5. Key Endianness Type for AES-128 Encryption and Decryption

Bit <sup>1</sup>	w[0]	w[1]	w[2]	w[3] <sup>2</sup>
[31:24]	AES_KEY_0_REG[7:0]	AES_KEY_1_REG[7:0]	AES_KEY_2_REG[7:0]	AES_KEY_3_REG[7:0]
[23:16]	AES_KEY_0_REG[15:8]	AES_KEY_1_REG[15:8]	AES_KEY_2_REG[15:8]	AES_KEY_3_REG[15:8]
[15:8]	AES_KEY_0_REG[23:16]	AES_KEY_1_REG[23:16]	AES_KEY_2_REG[23:16]	AES_KEY_3_REG[23:16]
[7:0]	AES_KEY_0_REG[31:24]	AES_KEY_1_REG[31:24]	AES_KEY_2_REG[31:24]	AES_KEY_3_REG[31:24]

<sup>&</sup>lt;sup>1</sup> Column "Bit" specifies the bytes of each word stored in w[0] ~ w[3].

 $<sup>^{2}</sup>$  Where  $\times = IN$  or OUT.

<sup>&</sup>lt;sup>2</sup> w[0] ~ w[3] are "the first Nk words of the expanded key" as specified in Section 5.2 Key Expansion in NIST FIPS 197.

12

Table 12-6. Key Endianness Type for AES-256 Encryption and Decryption

Bit <sup>1</sup>	w[0]	w[1]	w[2]	w[3]	w[4]	w[5]	w[6]	w[7] <sup>2</sup>
[31:24]	AES_KEY_0_REG[7:0]	AES_KEY_1_REG[7:0]	AES_KEY_2_REG[7:0]	AES_KEY_3_REG[7:0]	AES_KEY_4_REG[7:0]	AES_KEY_5_REG[7:0]	AES_KEY_6_REG[7:0]	AES_KEY_7_REG[7:0]
[23:16]	AES_KEY_0_REG[15:8]	AES_KEY_1_REG[15:8]	AES_KEY_2_REG[15:8]	AES_KEY_3_REG[15:8]	AES_KEY_4_REG[15:8]	AES_KEY_5_REG[15:8]	AES_KEY_6_REG[15:8]	AES_KEY_7_REG[15:8]
[15:8]	AES_KEY_0_REG[23:16]	AES_KEY_1_REG[23:16]	AES_KEY_2_REG[23:16]	AES_KEY_3_REG[23:16]	AES_KEY_4_REG[23:16]	AES_KEY_5_REG[23:16]	AES_KEY_6_REG[23:16]	AES_KEY_7_REG[23:16]
[7:0]	AES_KEY_0_REG[31:24]	AES_KEY_1_REG[31:24]	AES_KEY_2_REG[31:24]	AES_KEY_3_REG[31:24]	AES_KEY_4_REG[31:24]	AES_KEY_5_REG[31:24]	AES_KEY_6_REG[31:24]	AES_KEY_7_REG[31:24]

 $<sup>^{1}</sup>$  Column "Bit" specifies the bytes of each word stored in w[0]  $\sim$  w[7].

 $<sup>^{2}</sup>$  w[0]  $\sim$  w[7] are "the first Nk words of the expanded key" as specified in Chapter 5.2 Key Expansion in NIST FIPS 197.

### 12.4.3 Operation Process

### **Single Operation**

- 1. Write 0 to the AES\_DMA\_ENABLE\_REG register.
- 2. Initialize registers AES\_MODE\_REG, AES\_KEY\_n\_REG, AES\_TEXT\_IN\_m\_REG.
- 3. Start operation by writing 1 to the AES\_TRIGGER\_REG register.
- Wait till the content of the AES\_STATE\_REG register becomes 0, which indicates the operation is completed.
- 5. Read results from the AES\_TEXT\_OUT $_m$ \_REG register.

### **Consecutive Operations**

In consecutive operations, primarily the input AES\_TEXT\_IN\_m\_REG and output AES\_TEXT\_OUT\_m\_REG registers are being written and read, while the content of AES\_DMA\_ENABLE\_REG, AES\_MODE\_REG, AES\_KEY\_n\_REG is kept unchanged. Therefore, the initialization can be simplified during the consecutive operation.

- 1. Write 0 to the AES\_DMA\_ENABLE\_REG register before starting the first operation.
- 2. Initialize registers AES\_MODE\_REG and AES\_KEY\_n\_REG before starting the first operation.
- 3. Update the content of AES\_TEXT\_IN\_m\_REG.
- 4. Start operation by writing 1 to the AES\_TRIGGER\_REG register.
- 5. Wait till the content of the AES\_STATE\_REG register becomes 0, which indicates the operation completes.
- 6. Read results from the AES\_TEXT\_OUT\_m\_REG register, and return to Step 3 to continue the next operation.

# 12.5 DMA-AES Working Mode

In the DMA-AES working mode, the AES accelerator supports six block cipher modes including ECB/CBC/OFB/CTR/CFB8/CFB128. Users can choose the block cipher mode by configuring the AES\_BLOCK\_MODE\_REG register according to Table 12-7 below.

AES BLOCK MODE REG[2:0] Block Cipher Mode 0 ECB (Electronic Codebook) 1 **CBC** (Cipher Block Chaining) 2 OFB (Output Feedback) 3 CTR (Counter) 4 CFB8 (8-bit Cipher Feedback) 5 CFB128 (128-bit Cipher Feedback) 6 reserved 7 reserved

Table 12-7. Block Cipher Mode

Users can check the working status of the AES accelerator by inquiring the AES\_STATE\_REG register and comparing the return value against the Table 12-8 below.

Table 12-8. Working Status under DMA-AES Working mode

AES_STATE_REG[1:0]	Status	Description
0	IDLE	The AES accelerator is idle.
1	WORK	The AES accelerator is in the middle of an operation.
2	DONE	The AES accelerator completed operations.

When working in the DMA-AES working mode, the AES accelerator supports interrupt on the completion of computation. To enable this function, write 1 to the AES\_INT\_ENA\_REG register. By default, the interrupt function is disabled. Also, note that the interrupt should be cleared by software after use.

#### Key, Plaintext, and Ciphertext 12.5.1

### **Block Operation**

During the block operations, the AES Accelerator reads source data from DMA, and write result data to DMA after the computation.

- For encryption, DMA reads plaintext from memory, then passes it to AES as source data. After computation, AES passes ciphertext as result data back to DMA to write into memory.
- For decryption, DMA reads ciphertext from memory, then passes it to AES as source data. After computation, AES passes plaintext as result data back to DMA to write into memory.

During block operations, the lengths of the source data and result data are the same. The total computation time is reduced because the DMA data operation and AES computation can happen concurrently.

The length of source data for AES Accelerator under DMA-AES working mode must be 128 bits or the integral multiples of 128 bits. Otherwise, trailing zeros will be added to the original source data, so the length of source data equals to the nearest integral multiples of 128 bits. Please see details in Table 12-9 below.

Table 12-9. TEXT-PADDING

```
Function: TEXT-PADDING()
Input
          : X, bit string.
Output : Y = \text{TEXT-PADDING}(X), whose length is the nearest integral multiples of 128 bits.
Steps
          Let us assume that X is a data-stream that can be split into n parts as following:
          X = X_1 ||X_2|| \cdots ||X_{n-1}|| X_n
          Here, the lengths of X_1, X_2, \dots, X_{n-1} all equal to 128 bits, and the length of X_n is t
(0 \le t \le 127).
          If t = 0, then
              TEXT-PADDING(X) = X;
          If 0 < t <= 127, define a 128-bit block, X_n^*, and let X_n^* = X_n || 0^{128-t}, then
              TEXT-PADDING(X) = X_1 ||X_2|| \cdots ||X_{n-1}|| X_n^* = X ||0^{128-t}||
```

#### 12.5.2 **Endianness**

Under the DMA-AES working mode, the transmission of source data and result data for AES Accelerator is solely controlled by DMA. Therefore, the AES Accelerator cannot control the Endianness of the source data and result

data, but does have requirement on how these data should be stored in memory and on the length of the data.

For example, let us assume DMA needs to write the following data into memory at address 0x0280.

- Data represented in hexadecimal:
  - 0102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E1F20
- Data Length:
  - Equals to 2 blocks.

Then, this data will be stored in memory as shown in Table 12-10 below.

Address Byte Address Byte Address Byte Address Byte 0x0280 0x0281 0x0282 0x0283 0x01 0x02 0x03 0x04 0x0284 0x0287 0x05 0x0285 0x06 0x0286 0x07 80x0 0x0288 0x0289 0x028A 0x0B 0x028B 0x0C 0x09 0x0A 0x028C 0x0D 0x028D 0x0E 0x028E 0x0F 0x028F 0x10 0x0290 0x0291 0x0292 0x0293 0x11 0x12 0x13 0x14 0x0294 0x15 0x0295 0x16 0x0296 0x17 0x0297 0x18 0x029A 0x0298 0x19 0x0299 0x1A 0x1B 0x029B 0x1C 0x029C 0x1D 0x029D 0x1E 0x029E 0x029F 0x1F 0x20

Table 12-10. Text Endianness for DMA-AES

DMA can access both internal memory and PSRAM outside ESP32-S3. When you use DMA to access external PSRAM, please use base addresses that meet the requirements for DMA. When you use DMA to access internal memory, base addresses do not have such requirements. Details can be found in Chapter 7 GDMA Controller (DMA) [to be added later].

# **Standard Incrementing Function**

AES accelerator provides two Standard Incrementing Functions for the CTR block operation, which are INC32 and INC<sub>128</sub> Standard Incrementing Functions. By setting the AES\_INC\_SEL\_REG register to 0 or 1, users can choose the INC<sub>32</sub> or INC<sub>128</sub> functions respectively. For details on the Standard Incrementing Function, please see Chapter B.1 The Standard Incrementing Function in NIST SP 800-38A.

#### 12.5.4 **Block Number**

Register  $AES_BLOCK_NUM_REG$  stores the Block Number of plaintext P or ciphertext C. The length of this register equals to length(TEXT-PADDING(P))/128 or length(TEXT-PADDING(C))/128. The AES Accelerator only uses this register when working in the DMA-AES mode.

### 12.5.5 Initialization Vector

AES\_IV\_MEM is a 16-byte memory, which is only available for AES Accelerator working in block operations. For CBC/OFB/CFB8/CFB128 operations, the AES\_IV\_MEM memory stores the Initialization Vector (IV). For the CTR operation, the AES\_IV\_MEM memory stores the Initial Counter Block (ICB).

Both IV and ICB are 128-bit strings, which can be divided into Byte0, Byte1, Byte2 ··· Byte15 (from left to right). AES\_IV\_MEM stores data following the Endianness pattern presented in Table 12-10, i.e. the most significant (i.e., left-most) byte Byte0 is stored at the lowest address while the least significant (i.e., right-most) byte Byte15 at the highest address.

For more details on IV and ICB, please refer to NIST SP 800-38A.

# 12.5.6 Block Operation Process

- 1. Select one of DMA channels to connect with AES, configure the DMA chained list, and then start DMA. For details, please refer to Chapter 7 *GDMA Controller (DMA) [to be added later]*.
- 2. Initialize the AES accelerator-related registers:
  - Write 1 to the AES\_DMA\_ENABLE\_REG register.
  - Configure the AES\_INT\_ENA\_REG register to enable or disable the interrupt function.
  - Initialize registers AES\_MODE\_REG and AES\_KEY\_n\_REG.
  - Select block cipher mode by configuring the AES\_BLOCK\_MODE\_REG register. For details, see Table 12-7.
  - Initialize the AES\_BLOCK\_NUM\_REG register. For details, see Section 12.5.4.
  - Initialize the AES\_INC\_SEL\_REG register (only needed when AES Accelerator is working under CTR block operation).
  - Initialize the AES\_IV\_MEM memory (This is always needed except for ECB block operation).
- 3. Start operation by writing 1 to the AES\_TRIGGER\_REG register.
- 4. Wait for the completion of computation, which happens when the content of AES\_STATE\_REG becomes 2 or the AES interrupt occurs.
- 5. Check if DMA completes data transmission from AES to memory. At this time, DMA had already written the result data in memory, which can be accessed directly. For details on DMA, please refer to Chapter 7 GDMA Controller (DMA) [to be added later].
- 6. Clear interrupt by writing 1 to the AES\_INT\_CLR\_REG register, if any AES interrupt occurred during the computation.
- 7. Release the AES Accelerator by writing 0 to the AES\_DMA\_EXIT\_REG register. After this, the content of the AES\_STATE\_REG register becomes 0. Note that, you can release DMA earlier, but only after Step 4 is completed.

# 12.6 Memory Summary

The addresses in this section are relative to the AES accelerator base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Size (byte)	Starting Address	Ending Address	Access	
AES_IV_MEM	Memory IV	16 bytes	0x0050	0x005F	R/W	


### **Register Summary** 12.7

The addresses in this section are relative to the AES accelerator base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Address	Access			
Key Registers						
AES_KEY_0_REG	AES key register 0	0x0000	R/W			
AES_KEY_1_REG	AES key register 1	0x0004	R/W			
AES_KEY_2_REG	AES key register 2	0x0008	R/W			
AES_KEY_3_REG	AES key register 3	0x000C	R/W			
AES_KEY_4_REG	AES key register 4	0x0010	R/W			
AES_KEY_5_REG	AES key register 5	0x0014	R/W			
AES_KEY_6_REG	AES key register 6	0x0018	R/W			
AES_KEY_7_REG	AES key register 7	0x001C	R/W			
TEXT_IN Registers			•			
AES_TEXT_IN_0_REG	Source data register 0	0x0020	R/W			
AES_TEXT_IN_1_REG	Source data register 1	0x0024	R/W			
AES_TEXT_IN_2_REG	Source data register 2	0x0028	R/W			
AES_TEXT_IN_3_REG	Source data register 3	0x002C	R/W			
TEXT_OUT Registers						
AES_TEXT_OUT_0_REG	Result data register 0	0x0030	RO			
AES_TEXT_OUT_1_REG	Result data register 1	0x0034	RO			
AES_TEXT_OUT_2_REG	Result data register 2	0x0038	RO			
AES_TEXT_OUT_3_REG	Result data register 3	0x003C	RO			
Configuration Registers			_			
AES_MODE_REG	Defines key length and encryption / decryp-	0x0040	R/W			
	tion					
AES_DMA_ENABLE_REG	Selects the working mode of the AES accelerator	0x0090	R/W			
AES_BLOCK_MODE_REG	Defines the block cipher mode	0x0094	R/W			
AES_BLOCK_NUM_REG	Block number configuration register	0x0098	R/W			
AES_INC_SEL_REG	Standard incrementing function register	0x009C	R/W			
Controlling / Status Registers		1				
AES_TRIGGER_REG	Operation start controlling register	0x0048	WO			
AES_STATE_REG	Operation status register	0x004C	RO			
AES_DMA_EXIT_REG	Operation exit controlling register	0x00B8 WO				
Interruption Registers						
AES_INT_CLR_REG	DMA-AES interrupt clear register	0x00AC	WO			
AES_INT_ENA_REG	DMA-AES interrupt enable register	0x00B0	R/W			


The addresses in this section are relative to the AES accelerator base address provided in Table 1-4 in Chapter 1 System and Memory.

Register 12.1. AES\_KEY\_n\_REG (n: 0-7) (0x0000+4\*n)




AES\_KEY\_n\_REG (n: 0-7) Stores AES keys. (R/W)

Register 12.2. AES\_TEXT\_IN\_m\_REG (m: 0-3) (0x0020+4\*m)



**AES\_TEXT\_IN\_m\_REG (m: 0-3)** Stores the source data when the AES Accelerator operates in the Typical AES working mode. (R/W)

Register 12.3. AES\_TEXT\_OUT\_m\_REG (m: 0-3) (0x0030+4\*m)



**AES\_TEXT\_OUT\_***m***\_REG** (*m*: 0-3) Stores the result data when the AES Accelerator operates in the Typical AES working mode. (RO)

Register 12.4. AES\_MODE\_REG (0x0040)



**AES\_MODE** Defines the key length and encryption / decryption of the AES Accelerator. For details, see Table 12-2. (R/W)

Register 12.5. AES\_DMA\_ENABLE\_REG (0x0090)




**AES\_DMA\_ENABLE** Defines the working mode of the AES Accelerator. 0: Typical AES, 1: DMA-AES. For details, see Table 12-1. (R/W)





AES\_BLOCK\_MODE Defines the block cipher mode of the AES Accelerator operating under the DMA-AES working mode. For details, see Table 12-7. (R/W)

Register 12.7. AES\_BLOCK\_NUM\_REG (0x0098)



AES\_BLOCK\_NUM Stores the Block Number of plaintext or ciphertext when the AES Accelerator operates under the DMA-AES working mode. For details, see Section 12.5.4. (R/W)


Register 12.8. AES INC SEL REG (0x009C)



AES\_INC\_SEL Defines the Standard Incrementing Function for CTR block operation. Set this bit to 0 or 1 to choose INC $_{32}$  or INC $_{128}$ . (R/W)



AES\_TRIGGER Set this bit to 1 to start AES operation. (WO)



**AES\_STATE** Stores the working status of the AES Accelerator. For details, see Table 12-3 for Typical AES working mode and Table 12-8 for DMA AES working mode. (RO)

Register 12.11. AES\_DMA\_EXIT\_REG (0x00B8)



**AES\_DMA\_EXIT** Set this bit to 1 to exit AES operation. This register is only effective for DMA-AES operation. (WO)

Register 12.12. AES\_INT\_CLR\_REG (0x00AC)



AES\_INT\_CLR Set this bit to 1 to clear AES interrupt. (WO)

Register 12.13. AES\_INT\_ENA\_REG (0x00B0)

use the state of t	ρX	Shiling
31 1	0	
0x00000000	0	Reset

AES\_INT\_ENA Set this bit to 1 to enable AES interrupt and 0 to disable interrupt. (R/W)

# 13 RSA Accelerator (RSA)

# 13.1 Introduction

The RSA Accelerator provides hardware support for high precision computation used in various RSA asymmetric cipher algorithms by significantly reducing their software complexity. Compared with RSA algorithms implemented solely in software, this hardware accelerator can speed up RSA algorithms significantly. Besides, the RSA Accelerator also supports operands of different lengths, which provides more flexibility during the computation.

## 13.2 Features

The following functionality is supported:

- · Large-number modular exponentiation with two optional acceleration options
- Large-number modular multiplication
- Large-number multiplication
- Operands of different lengths
- Interrupt on completion of computation

# 13.3 Functional Description

The RSA Accelerator is activated by setting the SYSTEM\_CRYPTO\_RSA\_CLK\_EN bit in the SYSTEM\_PERIP\_CLK\_EN1\_REG register and clearing the SYSTEM\_RSA\_MEM\_PD bit in the SYSTEM\_RSA\_PD\_CTRL\_REG register. This releases the RSA Accelerator from reset.

The RSA Accelerator is only available after the RSA-related memories are initialized. The content of the RSA\_CLEAN\_REG register is 0 during initialization and will become 1 after the initialization is done. Therefore, it is advised to wait until RSA\_CLEAN\_REG becomes 1 before using the RSA Accelerator.

The RSA\_INTERRUPT\_ENA\_REG register is used to control the interrupt triggered on completion of computation. Write 1 or 0 to this register to enable or disable interrupt. By default, the interrupt function of the RSA Accelerator is enabled.

### Notice:

ESP32-S3's Digital Signature (DS) module also calls the RSA accelerator. Therefore, users cannot access the RSA accelerator when Digital Signature (DS) is working.

# 13.3.1 Large Number Modular Exponentiation

Large-number modular exponentiation performs  $Z=X^Y \mod M$ . The computation is based on Montgomery multiplication. Therefore, aside from the X, Y, and M arguments, two additional ones are needed —  $\overline{r}$  and M', which need to be calculated in advance by software.

RSA Accelerator supports operands of length  $N=32\times x$ , where  $x\in\{1,2,3,\ldots,128\}$ . The bit lengths of arguments Z,X,Y,M, and  $\overline{r}$  can be arbitrary N, but all numbers in a calculation must be of the same length.

The bit length of M' must be 32.

To represent the numbers used as operands, let us define a base-b positional notation, as follows:

$$b = 2^{32}$$

Using this notation, each number is represented by a sequence of base-b digits:

$$n = \frac{N}{32}$$

$$Z = (Z_{n-1}Z_{n-2} \cdots Z_0)_b$$

$$X = (X_{n-1}X_{n-2} \cdots X_0)_b$$

$$Y = (Y_{n-1}Y_{n-2} \cdots Y_0)_b$$

$$M = (M_{n-1}M_{n-2} \cdots M_0)_b$$

$$\overline{r} = (\overline{r}_{n-1}\overline{r}_{n-2} \cdots \overline{r}_0)_b$$

Each of the n values in  $Z_{n-1} \cdots Z_0$ ,  $X_{n-1} \cdots X_0$ ,  $Y_{n-1} \cdots Y_0$ ,  $M_{n-1} \cdots M_0$ ,  $\overline{r}_{n-1} \cdots \overline{r}_0$  represents one base-b digit (a 32-bit word).

 $Z_{n-1}$ ,  $X_{n-1}$ ,  $Y_{n-1}$ ,  $M_{n-1}$  and  $\overline{r}_{n-1}$  are the most significant bits of Z, X, Y, M, while  $Z_0$ ,  $X_0$ ,  $Y_0$ ,  $M_0$  and  $\overline{r}_0$  are the least significant bits.

If we define  $R = b^n$ , the additional arguments can be calculated as  $\overline{r} = R^2 \mod M$ .

The following equation in the form compatible with the extended binary GCD algorithm can be written as

$$M^{-1} \times M + 1 = R \times R^{-1}$$
$$M' = M^{-1} \mod b$$

Large-number modular exponentiation can be implemented as follows:

- 1. Write 1 or 0 to the RSA\_INTERRUPT\_ENA\_REG register to enable or disable the interrupt function.
- 2. Configure relevant registers:
  - (a) Write  $(\frac{N}{32}-1)$  to the RSA\_MODE\_REG register.
  - (b) Write M' to the RSA\_M\_PRIME\_REG register.
  - (c) Configure registers related to the acceleration options, which are described later in Section 13.3.4.
- 3. Write  $X_i$ ,  $Y_i$ ,  $M_i$  and  $\overline{r}_i$  for  $i \in \{0, 1, \dots, n-1\}$  to memory blocks RSA\_X\_MEM, RSA\_Y\_MEM, RSA\_M\_MEM and RSA\_Z\_MEM. The capacity of each memory block is 128 words. Each word of each memory block can store one base-b digit. The memory blocks use the little endian format for storage, i.e. the least significant digit of each number is in the lowest address.

Users need to write data to each memory block only according to the length of the number; data beyond this length are ignored.

- 4. Write 1 to the RSA\_MODEXP\_START\_REG register to start computation.
- 5. Wait for the completion of computation, which happens when the content of RSA\_IDLE\_REG becomes 1 or the RSA interrupt occurs.

- 6. Read the result  $Z_i$  for  $i \in \{0, 1, ..., n-1\}$  from RSA\_Z\_MEM.
- 7. Write 1 to RSA\_CLEAR\_INTERRUPT\_REG to clear the interrupt, if you have enabled the interrupt function.

After the computation, the RSA\_MODE\_REG register, memory blocks RSA\_Y\_MEM and RSA\_M\_MEM, as well as the RSA\_M\_PRIME\_REG remain unchanged. However,  $X_i$  in RSA\_X\_MEM and  $\bar{r}_i$  in RSA\_Z\_MEM computation are overwritten, and only these overwritten memory blocks need to be re-initialized before starting another computation.

#### 13.3.2 Large Number Modular Multiplication

Large-number modular multiplication performs  $Z = X \times Y \mod M$ . This computation is based on Montgomery multiplication. Therefore, similar to the large number modular exponentiation, two additional arguments are needed –  $\bar{r}$  and M', which need to be calculated in advance by software.

The RSA Accelerator supports large-number modular multiplication with operands of 128 different lengths.

The computation can be executed as follows:

- 1. Write 1 or 0 to the RSA INTERRUPT ENA REG register to enable or disable the interrupt function.
- 2. Configure relevant registers:
  - (a) Write  $(\frac{N}{32} 1)$  to the RSA\_MODE\_REG register.
  - (b) Write M' to the RSA\_M\_PRIME\_REG register.
- 3. Write  $X_i$ ,  $Y_i$ ,  $M_i$ , and  $\bar{r}_i$  for  $i \in \{0, 1, \dots, n-1\}$  to memory blocks RSA\_X\_MEM, RSA\_Y\_MEM, RSA\_MEM and RSA\_Z\_MEM. The capacity of each memory block is 128 words. Each word of each memory block can store one base-b digit. The memory blocks use the little endian format for storage, i.e. the least significant digit of each number is in the lowest address.
  - Users need to write data to each memory block only according to the length of the number; data beyond this length are ignored.
- 4. Write 1 to the RSA\_MODMULT\_START\_REG register.
- 5. Wait for the completion of computation, which happens when the content of RSA\_IDLE\_REG becomes 1 or the RSA interrupt occurs.
- 6. Read the result  $Z_i$  for  $i \in \{0, 1, \dots, n-1\}$  from RSA\_Z\_MEM.
- 7. Write 1 to RSA\_CLEAR\_INTERRUPT\_REG to clear the interrupt, if you have enabled the interrupt function.

After the computation, the length of operands in RSA\_MODE\_REG, the  $X_i$  in memory RSA\_X\_MEM, the  $Y_i$  in memory RSA\_Y\_MEM, the  $M_i$  in memory RSA\_M\_MEM, and the M' in memory RSA\_M\_PRIME\_REG remain unchanged. However, the  $\bar{r}_i$  in memory RSA\_Z\_MEM has already been overwritten, and only this overwritten memory block needs to be re-initialized before starting another computation.

### 13.3.3 Large Number Multiplication

Large-number multiplication performs  $Z = X \times Y$ . The length of result Z is twice that of operand X and operand Y. Therefore, the RSA Accelerator only supports Large Number Multiplication with operand length  $N=32\times x$ , where  $x \in \{1, 2, 3, \dots, 64\}$ . The length  $\hat{N}$  of result Z is  $2 \times N$ .

The computation can be executed as follows:

- 1. Write 1 or 0 to the RSA INTERRUPT ENA REG register to enable or disable the interrupt function.
- 2. Write  $(\frac{\hat{N}}{32}-1)$ , i.e.  $(\frac{N}{16}-1)$  to the RSA\_MODE\_REG register.
- 3. Write  $X_i$  and  $Y_i$  for  $\in \{0,1,\ldots,n-1\}$  to memory blocks RSA\_X\_MEM and RSA\_Z\_MEM. The capacity of each memory block is 64 words. Each word of each memory block can store one base-b digit. The memory blocks use the little endian format for storage, i.e. the least significant digit of each number is in the lowest address. n is  $\frac{N}{32}$ .

Write  $X_i$  for  $i \in \{0, 1, \dots, n-1\}$  to the address of the i words of the RSA\_X\_MEM memory block. Note that  $Y_i$  for  $i \in \{0, 1, \dots, n-1\}$  will not be written to the address of the i words of the RSA\_Z\_MEM register, but the address of the n+i words, i.e. the base address of the RSA\_Z\_MEM memory plus the address offset  $4 \times (n+i)$ .

Users need to write data to each memory block only according to the length of the number; data beyond this length are ignored.

- 4. Write 1 to the RSA\_MULT\_START\_REG register.
- 5. Wait for the completion of computation, which happens when the content of RSA\_IDLE\_REG becomes 1 or the RSA interrupt occurs.
- 6. Read the result  $Z_i$  for  $i \in \{0, 1, \dots, \hat{n} 1\}$  from the RSA\_Z\_MEM register.  $\hat{n}$  is  $2 \times n$ .
- 7. Write 1 to RSA\_CLEAR\_INTERRUPT\_REG to clear the interrupt, if you have enabled the interrupt function.

After the computation, the length of operands in RSA\_MODE\_REG and the  $X_i$  in memory RSA\_X\_MEM remain unchanged. However, the  $Y_i$  in memory RSA\_Z\_MEM has already been overwritten, and only this overwritten memory block needs to be re-initialized before starting another computation.

## 13.3.4 Options for Acceleration

The ESP32-S3 RSA accelerator also provides SEARCH and CONSTANT\_TIME options that can be configured to accelerate the large-number modular exponentiation. By default, both options are configured for no acceleration. Users can choose to use one or two of these options to accelerate the computation.

To be more specific, when neither of these two options are configured for acceleration, the time required to calculate  $Z = X^Y \mod M$  is solely determined by the lengths of operands. When either or both of these two options are configured for acceleration, the time required is also correlated with the 0/1 distribution of Y.

To better illustrate how these two options work, first assume Y is represented in binaries as

$$Y = (\widetilde{Y}_{N-1}\widetilde{Y}_{N-2}\cdots\widetilde{Y}_{t+1}\widetilde{Y}_t\widetilde{Y}_{t-1}\cdots\widetilde{Y}_0)_2$$

where,

- N is the length of Y,
- $\widetilde{Y}_t$  is 1.
- $\widetilde{Y}_{N-1}$ ,  $\widetilde{Y}_{N-2}$ , ...,  $\widetilde{Y}_{t+1}$  are all equal to 0,
- and  $\widetilde{Y}_{t-1}$ ,  $\widetilde{Y}_{t-2}$ , ...,  $\widetilde{Y}_0$  are either 0 or 1 but exactly m bits should be equal to 0 and t-m bits 1, i.e. the Hamming weight of  $\widetilde{Y}_{t-1}\widetilde{Y}_{t-2}$ , ...,  $\widetilde{Y}_0$  is t-m.

When either of these two options is configured for acceleration:

- SEARCH Option (Configuring RSA\_SEARCH\_ENABLE to 1 for acceleration)
  - The accelerator ignores the bit positions of  $\widetilde{Y}_i$ , where  $i>\alpha$ . Search position  $\alpha$  is set by configuring the RSA\_SEARCH\_POS\_REG register. The maximum value of  $\alpha$  is N-1, which leads to the same result when this option is not used for acceleration. The best acceleration performance can be achieved by setting  $\alpha$  to t, in which case, all the  $\widetilde{Y}_{N-1}$ ,  $\widetilde{Y}_{N-2}$ , ...,  $\widetilde{Y}_{t+1}$  of 0s are ignored during the calculation. Note that if you set  $\alpha$  to be less than t, then the result of the modular exponentiation  $Z=X^Y \mod M$  will be incorrect.
- CONSTANT\_TIME Option (Configuring RSA\_CONSTANT\_TIME\_REG to 0 for acceleration)
  - The accelerator speeds up the calculation by simplifying the calculation concerning the 0 bits of Y.
     Therefore, the higher the proportion of bits 0 against bits 1, the better the acceleration performance is.

We provide an example to demonstrate the performance of the RSA Accelerator under different combinations of SEARCH and CONSTANT\_TIME configuration. Here we perform  $Z=X^Y \mod M$  with N=3072 and Y=65537. Table 13-1 below demonstrates the time costs under different combinations of SEARCH and CONSTANT\_TIME configuration. Here, we should also mention that,  $\alpha$  is set to 16 when the SEARCH option is enabled.

SEARCH Option	CONSTANT_TIME Option	Time Cost	
No acceleration	No acceleration	376.405 ms	
Accelerated	No acceleration	2.260 ms	
No acceleration	Acceleration	1.203 ms	
Acceleration	Acceleration	1.165 ms	

Table 13-1. Acceleration Performance

### It's obvious that:

- The time cost is the biggest when none of these two options is configured for acceleration.
- The time cost is the smallest when both of these two options are configured for acceleration.
- The time cost can be dramatically reduced when either or both option(s) are configured for acceleration.

# 13.4 Memory Summary

The addresses in this section are relative to the RSA accelerator base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Size (byte)	Starting Address	Ending Address	Access
RSA_M_MEM	Memory M	512	0x0000	0x01FF	WO
RSA_Z_MEM	Memory Z	512	0x0200	0x03FF	R/W
RSA_Y_MEM	Memory Y	512	0x0400	0x05FF	WO
RSA_X_MEM	Memory X	512	0x0600	0x07FF	WO

Table 13-2. RSA Accelerator Memory Blocks

#### **Register Summary** 13.5


The addresses in this section are relative to the RSA accelerator base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Address	Access		
Configuration Registers					
RSA_M_PRIME_REG	Register to store M'	0x0800	R/W		
RSA_MODE_REG	RSA length mode	0x0804	R/W		
RSA_CONSTANT_TIME_REG	The constant_time option	0x0820	R/W		
RSA_SEARCH_ENABLE_REG	The search option	0x0824	R/W		
RSA_SEARCH_POS_REG	The search position	0x0828	R/W		
Status/Control Registers					
RSA_CLEAN_REG	A_MODEXP_START_REG Modular exponentiation starting bit		RO		
RSA_MODEXP_START_REG			WO		
RSA_MODMULT_START_REG			WO		
RSA_MULT_START_REG Normal multiplication starting bit		0x0814	WO		
RSA_IDLE_REG RSA idle register		0x0818	RO		
Interrupt Registers					
RSA_CLEAR_INTERRUPT_REG RSA clear interrupt register  RSA_INTERRUPT_ENA_REG RSA interrupt enable register		0x081C	WO		
		0x082C	R/W		
Version Register					
RSA_DATE_REG	Version control register	0x0830	R/W		

### Registers 13.6


The addresses in this section are relative to the RSA accelerator base address provided in Table 1-4 in Chapter 1 System and Memory.

Register 13.1. RSA\_M\_PRIME\_REG (0x0800)




RSA\_M\_PRIME\_REG Stores M'.(R/W)

Register 13.2. RSA\_MODE\_REG (0x0804)




RSA\_MODE Stores the mode of modular exponentiation. (R/W)

Register 13.3. RSA\_CLEAN\_REG (0x0808)




RSA\_CLEAN The content of this bit is 1 when memories complete initialization. (RO)

Register 13.4. RSA\_MODEXP\_START\_REG (0x080C)




RSA\_MODEXP\_START Set this bit to 1 to start the modular exponentiation. (WO)

Register 13.5. RSA\_MODMULT\_START\_REG (0x0810)




**RSA\_MODMULT\_START** Set this bit to 1 to start the modular multiplication. (WO)

Register 13.6. RSA\_MULT\_START\_REG (0x0814)




**RSA\_MULT\_START** Set this bit to 1 to start the multiplication. (WO)

Register 13.7. RSA\_IDLE\_REG (0x0818)




**RSA\_IDLE** The content of this bit is 1 when the RSA accelerator is idle. (RO)

Register 13.8. RSA\_CLEAR\_INTERRUPT\_REG (0x081C)




RSA\_CLEAR\_INTERRUPT Set this bit to 1 to clear the RSA interrupts. (WO)

Register 13.9. RSA\_CONSTANT\_TIME\_REG (0x0820)




RSA\_CONSTANT\_TIME\_REG Controls the constant\_time option. 0: acceleration. 1: no acceleration (by default). (R/W)

Register 13.10. RSA\_SEARCH\_ENABLE\_REG (0x0824)




RSA\_SEARCH\_ENABLE Controls the search option. 0: no acceleration (by default). 1: acceleration. (R/W)

Register 13.11. RSA\_SEARCH\_POS\_REG (0x0828)



RSA\_SEARCH\_POS Is used to configure the starting address when the acceleration option of search is used. (R/W)

Register 13.12. RSA\_INTERRUPT\_ENA\_REG (0x082C)



**RSA\_INTERRUPT\_ENA** Set this bit to 1 to enable the RSA interrupt. This option is enabled by default. (R/W)

Register 13.13. RSA\_DATE\_REG (0x0830)



RSA\_DATE Version control register. (R/W)

# 14 HMAC Accelerator (HMAC)

The Hash-based Message Authentication Code (HMAC) module computes Message Authentication Codes (MACs) using Hash algorithm and keys as described in RFC 2104. The underlying hash algorithm is SHA-256, and the 256-bit HMAC key is stored in an eFuse key block and can be set as read-protected for software.

### 14.1 Main Features

- Standard HMAC-SHA-256 algorithm
- Hash result only accessible by configurable hardware peripheral (in downstream mode)
- Compatible to challenge-response authentication algorithm
- Generates required keys for the Digital Signature (DS) peripheral (in downstream mode)
- Re-enables soft-disabled JTAG (in downstream mode)

# 14.2 Functional Description

The HMAC module operates in two modes: upstream mode and downstream mode. In upstream mode, the HMAC message is provided by the user and the calculation result is read back by the user; in downstream mode, the HMAC module is used as a Key Derivation Function (KDF) for other internal hardware. For instance, the JTAG can be temporarily disabled by burning odd number bits of EFUSE\_SOFT\_DIS\_JTAG in eFuse. In this case, users can temporarily re-enable JTAG using the HMAC module in downstream mode.

After the reset signal being released, the HMAC module will check whether the DS key exists in the eFuse. If the key exists, the HMAC module will enter downstream digital signature mode and finish the DS key calculation automatically.

## 14.2.1 Upstream Mode

Common use cases for the upstream mode are challenge-response protocols supporting HMAC-SHA-256 algorithm. In upstream mode, the user should provide the related HMAC information and read back its calculation results.

Assume the two entities in the challenge-response protocol are A and B respectively, and the entities share the same secret KEY. The data message they expect to exchange is M. The general process of this protocol is as follows:

- A calculates a unique random number M
- A sends M to B
- B calculates the HMAC value (through M and KEY) and sends the result to A
- A also calculates the HMAC value (through M and KEY) internally
- A compares these two values. If they are the same, then the identity of B is authenticated

To calculate the HMAC value (the following steps should be done by the user):

- 1. Initialize the HMAC module, and enter upstream mode.
- 2. Write the correctly padded message to the HMAC, one block at a time.

3. Read back the result from HMAC.

For details of this process, please see Section 14.2.6.

### 14.2.2 Downstream JTAG Enable Mode

There are two parameters in the eFuse memory to disable JTAG debugging, namely EFUSE\_DIS\_PAD\_JTAG and EFUSE\_SOFT\_DIS\_JTAG. Set EFUSE\_DIS\_PAD\_JTAG to 1 can disable JTAG permanently, and set odd numbers of 1 to EFUSE\_SOFT\_DIS\_JTAG can disable JTAG temporarily. For more details, please see Chapter 2 eFuse Controller.

To re-enable the temporarily disabled JTAG, users can follow the steps below:

- 1. Enable the HMAC module and enter downstream JTAG enable mode.
- 2. Write 1 to the HMAC\_SOFT\_JTAG\_CTRL\_REG register to enter JTAG re-enable compare mode.
- 3. Write the 256-bit HMAC value which is calculated locally from the 32-byte 0x00 using HMAC-SHA-256 algorithm and the pre-generated key to register HMAC\_WR\_JTAG\_REG, in big-endian order of word.
- 4. If the HMAC internally calculated value matches the value that user programmed, then JTAG is re-enabled. Otherwise, JTAG remains disabled.
- 5. JTAG remains in the status as in step 4 until the user writes 1 to register HMAC\_SET\_INVALIDATE\_JTAG\_REG or restart JTAG.

For detailed steps of this process, please see Section 14.2.6.

## 14.2.3 Downstream Digital Signature Mode

The Digital Signature (DS) module encrypts its parameters using AES-CBC algorithm. The HMAC module is used as a Key Derivation Function (KDF) to derive the AES key to decrypt these parameters.

Before starting the DS module, the user needs to obtain the key for it first through HMAC calculation. For more information, please see Chapter 15 *Digital Signature (DS)*. After the clock of HMAC be enabled and reset of HMAC be released, the HMAC module will check to see if there is a functional key in eFuses for the DS module. If yes, HMAC will enter downstream digital signature mode and finish DS key calculation automatically.

## 14.2.4 HMAC eFuse Configuration

The HMAC module provides three different functionalities: re-enabling JTAG and serving as DS KDF in downstream mode as well as pure HMAC calculation in upstream mode. Table 14-1 lists the register value corresponding to each purpose, which should be written to register HMAC\_SET\_PARA\_PURPOSE\_REG by the user (see Section 14.2.6).

Purpose	Mode	Value	Description	
JTAG Re-enable Downstream 6 EFUS		6	EFUSE_KEY_PURPOSE_HMAC_DOWN_JTAG	
DS Key Derivation	Downstream	7	EFUSE_KEY_PURPOSE_HMAC_DOWN_DIGITAL_SIGNATURE	
HMAC Calculation	Upstream	8	EFUSE_KEY_PURPOSE_HMAC_UP	
Both JTAG Re-	Downstream	5	EFUSE_KEY_PURPOSE_HMAC_DOWN_ALL	
enable and DS				
KDF				

Table 14-1. HMAC Purposes and Configuration Values

Before enabling HMAC to do calculations, user should make sure the key to be used has been burned in eFuse. You can burn a key to eFuse as follows:

- 1. Prepare a secret 256-bit HMAC key and burn the key to an empty eFuse block y (there are six blocks for storing a key in eFuse. The numbers of those blocks range from 4 to 9, so y = 4,5,...,9. Hence, if we are talking about key0, we mean eFuse block4), and then program the purpose to EFUSE\_KEY\_PURPOSE\_(y-4). Take upstream mode as an example: after programming the key, the user should program EFUSE\_KEY\_PURPOSE\_HMAC\_UP (corresponding value is 8) to EFUSE\_KEY\_PURPOSE\_(y-4). Please see Chapter 2 eFuse Controller on how to program eFuse keys.
- 2. Configure this eFuse key block to be read protected, so that software cannot read its value. A copy of this key should be kept by any party who needs to verify this device.

### 14.2.5 HMAC Initialization

The eFuse key blocks (with correctly programmed purpose values) must be coordinated with the HMAC modes, or HMAC will terminate calculation.

### Configure HMAC modes

The correct purpose (see Table 14-1) has to be written to register HMAC\_SET\_PARA\_PURPOSE\_REG by the user.

## Select eFuse Key Blocks

The eFuse controller provides six key blocks, i.e., KEY0 ~ 5. To select a particular KEYn for a certain HMAC calculation, write the key number n to register HMAC\_SET\_PARA\_KEY\_REG.

Note that the purpose of the key has also been programmed to eFuse memory. Only when the configured HMAC purpose matches the defined purpose of KEYn, will the HMAC module execute the configured calculation. Otherwise, it will return a matching error and stop the current calculation. For example, suppose a user selects KEY3 for HMAC calculation, and the value programmed to KEY PURPOSE 3 is 6 (EFUSE\_KEY\_PURPOSE\_HMAC\_DOWN\_JTAG). Based on Table 14-1, KEY3 can be used to re-enable JTAG. If the value written to register HMAC\_SET\_PARA\_PURPOSE\_REG is also 6, then the HMAC module will start the process to re-enable JTAG.

## 14.2.6 HMAC Process (Detailed)

The process to call HMAC in ESP32-S3 is as follows:

1. Enable HMAC module

- (a) Set the peripheral clock bits for HMAC and SHA peripherals in SYSTEM\_PEIRP\_CLK\_EN1\_REG, and clear the corresponding peripheral reset bits in SYSTEM\_PEIRP\_RST\_EN1\_REG. For registers information, please see Chapter 1 System and Memory.
- (b) Write 1 to register HMAC SET START REG.
- 2. Configure HMAC keys and key purposes
  - (a) Write the key purpose m to register HMAC\_SET\_PARA\_PURPOSE\_REG. The possible key purpose values are shown in Table 14-1. For more information, please refer to Section 14.2.4.
  - (b) Select KEYn in eFuse memory as the key by writing n (0 ~ 5) to register HMAC\_SET\_PARA\_KEY\_REG. For more information, please refer to Section 14.2.5.
  - (c) Write 1 to register HMAC\_SET\_PARA\_FINISH\_REG to complete the configuration.
  - (d) Read register HMAC\_QUERY\_ERROR\_REG. If its value is 1, it means the purpose of the selected block does not match the configured key purpose and the calculation will not proceed. If its value is 0, it means the purpose of the selected block matches the configured key purpose, and then the calculation can proceed.
  - (e) When the value of HMAC\_SET\_PARA\_PURPOSE\_REG is not 8, it means the HMAC module is in downstream mode, proceed with Step 3. When the value is 8, it means the HMAC module is in upstream mode, proceed with Step 4.

### 3. Downstream mode

- (a) Poll Status register HMAC\_QUERY\_BUSY\_REG. When the value of this register is 0, HMAC calculation in downstream mode is completed.
- (b) In downstream mode, the calculation result is used by either the JTAG or DS module in the hardware. To clear the result and make further usage of the dependent hardware (JTAG or DS), write 1 to either register HMAC\_SET\_INVALIDATE\_JTAG\_REG to clear the result generated by JTAG key; or to register HMAC\_SET\_INVALIDATE\_DS\_REG to clear the result generated by DS key.
- (c) Downstream mode operation completed.
- 4. Transmit message block Block\_n (n >= 1) in upstream mode
  - (a) Poll Status register HMAC\_QUERY\_BUSY\_REG. When the value of this register is 0, go to step 4(b).
  - (b) Write the 512-bit Block\_n to register HMAC\_WDATA0~15\_REG. Write 1 to register HMAC\_SET\_MESSAGE\_ONE\_REG, to trigger the processing of this message block.
  - (c) Poll Status register HMAC\_QUERY\_BUSY\_REG. When the value of this register is 0, go to step 4(d).
  - (d) Different message blocks will be generated, depending on whether the size of the to-be-processed message is a multiple of 512 bits.
    - If the bit length of the message is a multiple of 512 bits, there are three possible options:
      - i. If Block\_n+1 exists, write 1 to register HMAC\_SET\_MESSAGE\_ING\_REG to make n = n + 1, and then jump to step 4(b).
      - ii. If Block\_n is the last block of the message and the user wants to apply SHA padding in hardware, write 1 to register HMAC\_SET\_MESSAGE\_END\_REG, and then jump to step 6.

- iii. If Block\_n is the last block of the padded message and the user has applied SHA padding in software, write 1 to register HMAC\_SET\_MESSAGE\_PAD\_REG, and then jump to step 5.
- If the bit length of the message is not a multiple of 512 bits, there are three possible options as follows. Note that in this case, the user should apply SHA padding to the message, after which the padded message length should be a multiple of 512 bits.
  - i. If Block\_n is the only message block, n=1, and Block\_1 has included all padding bits, write 1 to register HMAC\_ONE\_BLOCK\_REG, and then jump to step 6.
  - ii. If Block\_n is the second to last padded block, write 1 to register HMAC\_SET\_MESSAGE\_PAD\_REG, and then jump to step 5.
  - iii. If Block\_n is neither the last nor the second to last message block, write 1 to register HMAC\_SET\_MESSAGE\_ING\_REG and define n = n + 1, and then jump to step 4.(b).
- 5. Apply SHA padding to message
  - (a) After applying SHA padding to the last message block as described in Section 14.3.1, write this block to register HMAC\_WDATA0~15\_REG, and then write 1 to register HMAC\_SET\_MESSAGE\_ONE\_REG. Then the HMAC module will calculate this message block.
  - (b) Jump to step 6.
- 6. Read hash result in upstream mode
  - (a) Poll Status register HMAC\_QUERY\_BUSY\_REG. When the value of this register is 0, go to the next step.
  - (b) Read hash result from register HMAC\_RDATA0~7\_REG.
  - (c) Write 1 to register HMAC\_SET\_RESULT\_FINISH\_REG to finish calculation.
  - (d) Upstream mode operation is completed.

### Note:

The SHA accelerator can be called directly, or used internally by the DS module and the HMAC module. However, they can not share the hardware resources simultaneously. Therefore, SHA module can not be called by the CPU nor DS module when the HMAC module is in use.

# 14.3 HMAC Algorithm Details

## 14.3.1 Padding Bits

The HMAC module uses SHA-256 as hash algorithm. If the input message is not a multiple of 512 bits, a SHA-256 padding algorithm must be applied in software. The SHA-256 padding algorithm is the same as described in Section *Padding the Message* of *FIPS PUB 180-4*.

As shown in Figure 14-1, suppose the length of the unpadded message is m bits. Padding steps are as follows:

- 1. Append one bit of value "1" to the end of the unpadded message;
- 2. Append k bits of value "0", where k is the smallest non-negative number which satisfies  $m+1+k\equiv 448 (mod 512);$

3. Append a 64-bit integer value as a binary block. This block includes the length of the unpadded message as a big-endian binary integer value m.




Figure 14-1. HMAC SHA-256 Padding Diagram

In downstream mode, there is no need to input any message or apply padding. In upstream mode, if the length of the unpadded message is a multiple of 512 bits, the user can choose to configure hardware to apply the SHA padding. If the length is not a multiple of 512 bits, the user must apply the SHA padding manually. For detailed steps, please see Section 14.2.6.

## 14.3.2 HMAC Algorithm Structure

The structure of the implemented algorithm in the HMAC module is shown in Figure 14-2. This is the standard HMAC algorithm as described in RFC 2104.




Figure 14-2. HMAC Structure Schematic Diagram

## In Figure 14-2:

- 1. ipad is a 512-bit message block composed of 64 bytes of 0x36.
- 2. opad is a 512-bit message block composed of 64 bytes of 0x5c.

The HMAC module appends a 256-bit 0 sequence after the bit sequence of the 256-bit key K in order to get a 512-bit  $K_0$ . Then, the HMAC module XORs  $K_0$  with ipad to get the 512-bit S1. Afterwards, the HMAC module appends the input message (multiple of 512 bits) after the 512-bit S1, and exercises the SHA-256 algorithm to get the 256-bit H1.

The HMAC module appends the 256-bit SHA-256 hash result H1 to the 512-bit S2 value, which is calculated using the XOR operation of  $K_0$  and opad. A 768-bit sequence will be generated. Then, the HMAC module uses the SHA padding algorithm described in Section 14.3.1 to pad the 768-bit sequence to a 1024-bit sequence, and applies the SHA-256 algorithm to get the final hash result (256-bit).

### **Register Summary** 14.4


The addresses in this section are relative to HMAC Accelerator base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Address	Access
Status/Control Register			
HMAC_SET_START_REG	HMAC start control register	0x040	WO
HMAC_SET_PARA_PURPOSE_REG	HMAC parameter purpose register	0x044	WO
HMAC_SET_PARA_KEY_REG	HMAC pamameter key register	0x048	WO
HMAC_SET_PARA_FINISH_REG	Finish initial configuration	0x04C	WO
HMAC_SET_MESSAGE_ONE_REG	HMAC message control register	0x050	WO
HMAC_SET_MESSAGE_ING_REG	HMAC message continue register	0x054	WO
HMAC_SET_MESSAGE_END_REG	HMAC message end register	0x058	WO
HMAC_SET_RESULT_FINISH_REG	HMAC result reading finish register	0x05C	WO
HMAC_SET_INVALIDATE_JTAG_REG	Invalidate JTAG result register	0x060	WO
HMAC_SET_INVALIDATE_DS_REG	Invalidate digital signature result register	0x064	WO
HMAC_QUERY_ERROR_REG	Stores matching results between keys gener-	0x068	RO
	ated by users and corresponding purposes		
HMAC_QUERY_BUSY_REG	Busy state of HMAC module	0x06C	RO
HMAC Message Block			
HMAC_WR_MESSAGE_0_REG	Message register 0	0x080	WO
HMAC_WR_MESSAGE_1_REG	Message register 1	0x084	WO
HMAC_WR_MESSAGE_2_REG	Message register 2	0x088	WO
HMAC_WR_MESSAGE_3_REG	Message register 3	0x08C	WO
HMAC_WR_MESSAGE_4_REG	Message register 4	0x090	WO
HMAC_WR_MESSAGE_5_REG	Message register 5	0x094	WO
HMAC_WR_MESSAGE_6_REG	Message register 6	0x098	WO
HMAC_WR_MESSAGE_7_REG	Message register 7	0x09C	WO
HMAC_WR_MESSAGE_8_REG	Message register 8	0x0A0	WO
HMAC_WR_MESSAGE_9_REG	Message register 9	0x0A4	WO
HMAC_WR_MESSAGE_10_REG	Message register 10	0x0A8	WO
HMAC_WR_MESSAGE_11_REG	Message register 11	0x0AC	WO
HMAC_WR_MESSAGE_12_REG	Message register 12	0x0B0	WO
HMAC_WR_MESSAGE_13_REG	Message register 13	0x0B4	WO
HMAC_WR_MESSAGE_14_REG	Message register 14	0x0B8	WO
HMAC_WR_MESSAGE_15_REG	Message register 15	0x0BC	WO
HMAC Upstream Result			J
HMAC_RD_RESULT_0_REG	Hash result register 0	0x0C0	RO
HMAC_RD_RESULT_1_REG	Hash result register 1	0x0C4	RO
HMAC_RD_RESULT_2_REG	Hash result register 2	0x0C8	RO
HMAC_RD_RESULT_3_REG	Hash result register 3	0x0CC	RO
HMAC_RD_RESULT_4_REG	Hash result register 4	0x0D0	RO
HMAC_RD_RESULT_5_REG	Hash result register 5	0x0D4	RO
HMAC_RD_RESULT_6_REG	Hash result register 6	0x0D8	RO

# 14.5 Registers


The addresses in this section are relative to HMAC Accelerator base address provided in Table 1-4 in Chapter 1 System and Memory.

Register 14.1. HMAC\_SET\_START\_REG (0x040)




**HMAC\_SET\_START** Set this bit to start hmac operation. (WO)

Register 14.2. HMAC\_SET\_PARA\_PURPOSE\_REG (0x044)




HMAC\_PURPOSE\_SET Set HMAC parameter purpose, please see Table 14-1. (WO)

Register 14.3. HMAC\_SET\_PARA\_KEY\_REG (0x048)




**HMAC\_KEY\_SET** Set HMAC parameter key. There are six keys with index 0 ~ 5. Write the index of the selected key to this field. (WO)




HMAC\_SET\_PARA\_END Set this bit to finish HMAC configuration. (WO)

Register 14.5. HMAC\_SET\_MESSAGE\_ONE\_REG (0x050)




HMAC\_SET\_TEXT\_ONE Call SHA to calculate one message block. (WO)

Register 14.6. HMAC\_SET\_MESSAGE\_ING\_REG (0x054)




**HMAC\_SET\_TEXT\_ING** Set this bit to show there are still some message blocks to be processed. (WO)

Register 14.7. HMAC\_SET\_MESSAGE\_END\_REG (0x058)




**HMAC\_SET\_TEXT\_END** Set this bit to start hardware padding. (WO)

Register 14.8. HMAC\_SET\_RESULT\_FINISH\_REG (0x05C)




HMAC\_SET\_RESULT\_END After read result from upstream, then let HMAC back to idle. (WO)

Register 14.9. HMAC\_SET\_INVALIDATE\_JTAG\_REG (0x060)




HMAC\_SET\_INVALIDATE\_JTAG Set this bit to clear calculation results when re-enabling JTAG in downstream mode. (WO)

Register 14.10. HMAC\_SET\_INVALIDATE\_DS\_REG (0x064)



HMAC\_SET\_INVALIDATE\_DS Set this bit to clear calculation results of the DS module in downstream mode. (WO)


Register 14.11. HMAC\_QUERY\_ERROR\_REG (0x068)



**HMAC\_QUREY\_CHECK** Indicates whether a HMAC key matches the purpose.

- 0: HMAC key and purpose match.
- 1: error. (RO)


Register 14.12. HMAC\_QUERY\_BUSY\_REG (0x06C)



**HMAC\_BUSY\_STATE** Indicates whether HMAC is in busy state.


- 1'b0: idle.
- 1'b1: HMAC is still working for calculation. (RO)

Register 14.13. HMAC\_WR\_MESSAGE\_n\_REG (n: 0-15) (0x080+4\*n)




**HMAC\_RDATA\_n** Read the *n*th 32-bit of hash result. (RO)

Register 14.15. HMAC\_SET\_MESSAGE\_PAD\_REG (0x0F0)




**HMAC\_SET\_TEXT\_PAD** Set this bit to start software padding. (WO)

Register 14.16. HMAC\_ONE\_BLOCK\_REG (0x0F4)



**HMAC\_SET\_ONE\_BLOCK** Set this bit to show that no padding is required. (WO)

Register 14.17. HMAC\_SOFT\_JTAG\_CTRL\_REG (0x0F8)



HMAC\_SOFT\_JTAG\_CTRL Set this bit to turn on JTAG verification. (WO)

Register 14.18. HMAC\_WR\_JTAG\_REG (0x0FC)



HMAC\_WR\_JTAG 32-bit of key to be compared. (WO)

Register 14.19. HMAC\_DATE\_REG (0x1FC)



**HMAC\_DATE** Version control register.(R/W)

### Digital Signature (DS) 15

#### 15.1 Overview

A Digital Signature is used to verify the authenticity and integrity of a message using a cryptographic algorithm. This can be used to validate a device's identity to a server, or to check the integrity of a message.

The ESP32-S3 includes a Digital Signature (DS) module providing hardware acceleration of messages' signatures based on RSA. It uses pre-encrypted parameters to calculate a signature. The parameters are encrypted using HMAC as a key-derivation function. In turn, the HMAC uses eFuses as an input key. The whole process happens in hardware so that neither the decryption key for the RSA parameters nor the input key for the HMAC key derivation function can be seen by the software while calculating the signature.

#### 15.2 **Features**

- RSA Digital Signatures with key length up to 4096 bits
- Encrypted private key data, only decryptable by DS peripheral
- SHA-256 digest to protect private key data against tampering by an attacker

#### 15.3 **Functional Description**

#### 15.3.1 Overview

The DS peripheral calculates RSA signature as  $Z = X^Y \mod M$  where Z is the signature, X is the input message, Y and M are the RSA private key parameters.

Private key parameters are stored in flash or other memory as ciphertext. They are decrypted using a key (DS\_KEY) which can only be read by the DS peripheral via the HMAC peripheral. The required inputs (HMAC\_KEY) to generate the key are only stored in eFuse and can only be accessed by the HMAC peripheral. The DS peripheral hardware can decrypt the private key, and the private key in plaintext is never accessed by the software. For more detailed information about eFuse and HMAC peripherals, please refer to Chapter 2 eFuse Controller and 14 HMAC Accelerator (HMAC) peripheral.

The input message X will be sent directly to the DS peripheral by the software, each time a signature is needed. After the RSA signature operation, the signature Z is read back by the software.

For better understanding, we define some symbols and functions here, which are only applicable to this chapter:

- 1s A bit string consist of *s* bits that stores "1".
- A bit string of s bits, in which s should be the integral multiple of 8 bits. If x is a number  $(x < 2^s)$ , it is represented in little endian byte order in the bit string. x may be a variable value such as  $[Y]_{4096}$  or as a hexadecimal constant such as  $[0x0C]_8$ . If necessary, the value  $[x]_t$  can be right-padded with (s-t)number of 0 to reach s bits in length, and finally get  $[x]_s$ . For example,  $[0x05]_8 = 00000101$ ,  $[0x05]_{16} = 0000010100000000, [0x0005]_{16} = 000000000000101, [0x13]_8 = 00010011,$  $[0x13]_{16} = 00010011000000000, [0x0013]_{16} = 0000000000010011.$
- || A bit string concatenation operator for joining multiple bit strings into a longer bit string.

## 15.3.2 Private Key Operands

Private key operands Y (private key exponent) and M (key modulus) are generated by the user. They have a particular RSA key length (up to 4096 bits). Two additional private key operands are needed:  $\overline{r}$  and M'. These two operands are derived from Y and M.

Operands Y, M,  $\overline{r}$  and M' are encrypted by the user along with an authentication digest and stored as a single ciphertext C. C is inputted to the DS peripheral in this encrypted format, decrypted by the hardware, and then used for RSA signature calculation. Detailed description of how to generate C is provided in Section 15.3.3.

The DS peripheral supports RSA signature calculation  $Z = X^Y \mod M$ , in which the length of operands should be  $N=32\times x$  where  $x\in\{1,2,3,\ldots,128\}$ . The bit lengths of arguments Z,X,Y,M and  $\overline{r}$  should be an arbitrary value in N, and all of them in a calculation must be of the same length, while the bit length of M' should always be 32. For more detailed information about RSA calculation, please refer to Section 13.3.1 Large Number Modular Exponentiation in Chapter 13 RSA Accelerator (RSA).

#### 15.3.3 Software Prerequisites

The left side of Figure 15-1 lists preparations required by the software before the hardware starts RSA signature calculation, while the right side lists the hardware workflow during the entire calculation procedure.




Figure 15-1. Software Preparations and Hardware Working Process

### Note:

1. The software preparation (left side in the Figure 15-1) is a one-time operation before any signature is calculated, while the hardware calculation (right side in the Figure 1-1) repeats for every signature calculation.

Users need to follow the steps shown in the left part of Figure 15-1 to calculate C. Detailed instructions are as follows:

• Step 1: Prepare operands Y and M whose lengths should meet the requirements in Section 15.3.2.

Define  $[L]_{32} = \frac{N}{32}$  (i.e., for RSA 4096,  $[L]_{32} == [0x80]_{32}$ ). Prepare  $[HMAC\_KEY]_{256}$  and calculate  $[DS\_KEY]_{256}$  based on  $DS\_KEY = HMAC\_SHA256$  ( $[HMAC\_KEY]_{256}$ ,  $1^{256}$ ). Generate a random  $[IV]_{128}$  which should meet the requirements of the AES-CBC block encryption algorithm. For more information on AES, please refer to Chapter 12 AES Accelerator (AES).

- Step 2: Calculate  $\overline{r}$  and M' based on M.
- Step 3: Extend Y, M and  $\overline{r}$ , in order to get  $[Y]_{4096}$ ,  $[M]_{4096}$  and  $[\overline{r}]_{4096}$ , respectively. This step is only required for Y, M and  $\overline{r}$  whose length are less than 4096 bits, since their largest length are 4096 bits.
- Step 4 Calculate MD authentication code using the SHA-256:  $[MD]_{256} = \text{SHA256} \ ([Y]_{4096}||[M]_{4096}||[\overline{r}]_{4096}||[M']_{32}||[L]_{32}||[IV]_{128})$
- Step 5: Build  $[P]_{12672} = ([Y]_{4096}||[M]_{4096}||[\overline{r}]_{4096}||[MD]_{256}||[M']_{32}||[L]_{32}||[\beta]_{64})$ , where  $[\beta]_{64}$  is a PKCS#7 padding value, i.e., a 64-bit string  $[0x0808080808080808]_{64}$  composed of 8 bytes (value = 0x80). The purpose of  $[\beta]_{64}$  is to make the bit length of P a multiple of 128.
- Step 6: Calculate  $C = [C]_{12672} = AES-CBC-ENC$  ( $[P]_{12672}$ ,  $[DS\_KEY]_{256}$ ,  $[IV]_{128}$ ), where C is the ciphertext with length of 12672 bits.

## 15.3.4 DS Operation at the Hardware Level

The hardware operation is triggered each time a digital signature needs to be calculated. The inputs are the pre-generated private key ciphertext C, a unique message X, and IV.

The DS operation at the hardware level can be divided into the following three stages:

### 1. Decryption: Step 7 and 8 in Figure 15-1

The decryption process is the inverse of Step 6 in figure 15-1. The DS peripheral will call AES accelerator to decrypt C in CBC block mode and get the resulted plaintext. The decryption process can be represented by P = AES-CBC-DEC (C,  $DS\_KEY$ , IV), where IV (i.e.,  $[IV]_{128}$ ) is defined by users.  $[DS\_KEY]_{256}$  is provided by HMAC module, derived from  $HMAC\_KEY$  stored in eFuse.  $[DS\_KEY]_{256}$ , as well as  $[HMAC\_KEY]_{256}$  are not readable by the software.

With P, the DS peripheral can derive  $[Y]_{4096}$ ,  $[M]_{4096}$ ,  $[\overline{r}]_{4096}$ ,  $[M']_{32}$ ,  $[L]_{32}$ , MD authentication code, and the padding value  $[\beta]_{64}$ . This process is the inverse of Step 5.

### 2. Check: Step 9 and 10 in Figure 15-1

The DS peripheral will perform two checks: MD check and padding check. Padding check is not shown in Figure 15-1, as it happens at the same time with MD check.

- MD check: The DS peripheral calls SHA-256 to calculate the MD authentication code  $[CALC\_MD]_{256} \text{ from } [Y]_{4096}||[M]_{4096}||[\overline{r}]_{4096}||[M']_{32}||[L]_{32}||[IV]_{128}). \text{ Then, } [CALC\_MD]_{256} \text{ is compared against the pre-calculated MD authentication code } [MD]_{256} \text{ from step 4. Only when the two match, MD check passes.}$
- Padding check: The DS peripheral checks if  $[\beta]_{64}$  complies with the aforementioned PKCS#7 format. Only when  $[\beta]_{64}$  complies with the format, padding check passes.

The DS peripheral will only perform subsequent operations if MD check passes. If padding check fails, an error bit is set in the query register, but it does not affect the subsequent operations, i.e., it is up to the user to proceed or not.

### 3. Calculation: Step 11 and 12 in Figure 15-1

The DS peripheral treats X (input by users) and Y, M,  $\bar{r}$  (compiled) as big numbers. With M', all operands to perform  $X^Y$  mod M are in place. The operand length is defined by L. The DS peripheral will get the signed result Z by calling RSA to perform  $Z = X^Y \mod M$ .

## 15.3.5 DS Operation at the Software Level

The following software steps should be followed each time a Digital Signature needs to be calculated. The inputs are the pre-generated private key ciphertext C, a unique message X, and IV. These software steps trigger the hardware steps described in Section 15.3.4.

We assume that the software has called the HMAC peripheral and HMAC on the hardware has calculated  $DS\_KEY$  based on  $HMAC\_KEY$ .

- 1. **Prerequisites**: Prepare operands *C*, *X*, *IV* according to Section 15.3.3.
- 2. Activate the DS peripheral: Write 1 to DS\_SET\_START\_REG.
- 3. Check if  $DS\_KEY$  is ready: Poll DS\_QUERY\_BUSY\_REG until the software reads 0.

If the software does not read 0 in DS\_QUERY\_BUSY\_REG after approximately 1 ms, it indicates a problem with HMAC initialization. In such a case, the software can read register DS\_QUERY\_KEY\_WRONG\_REG to get more information:

- If the software reads 0 in DS\_QUERY\_KEY\_WRONG\_REG, it indicates that the HMAC peripheral has not been activated.
- If the software reads any value from 1 to 15 in DS\_QUERY\_KEY\_WRONG\_REG, it indicates that
  HMAC was activated, but the DS peripheral did not successfully receive the DS\_KEY value from the
  HMAC peripheral. This may indicate that the HMAC operation has been interrupted due to a software
  concurrency problem.
- 4. **Configure register**: Write *IV* block to register DS\_IV\_m\_REG (*m*: 0-3). For more information on the *IV* block, please refer to Chapter 12 AES Accelerator (AES).
- 5. Write X to memory block DS\_X\_MEM: Write  $X_i$  ( $i \in \{0,1,\ldots,n-1\}$ ), where  $n=\frac{N}{32}$ , to memory block DS\_X\_MEM whose capacity is 128 words. Each word can store one base-b digit. The memory block uses the little endian format for storage, i.e., the least significant digit of the operand is in the lowest address. Words in DS\_X\_MEM block after the configured length of X (N bits, as described in Section 15.3.2) are ignored.
- 6. Write C to memory block DS\_C\_MEM: Write  $C_i$  ( $i \in \{0, 1, ..., 395\}$ ) to memory block DS\_C\_MEM whose capacity is 396 words. Each word can store one base-b digit.
- 7. Start DS operation: Write 1 to register DS\_SET\_ME\_REG.
- 8. Wait for the operation to be completed: Poll register DS\_QUERY\_BUSY\_REG until the software reads 0.
- 9. **Query check result**: Read register DS\_QUERY\_CHECK\_REG and determine the subsequent operations based on the return value.
  - If the value is 0, it indicates that both padding check and MD check pass. Users can continue to get the signed result Z.

- If the value is 1, it indicates that the padding check passes but MD check fails. The signed result Z is invalid. The operation will resume directly from Step 11.
- If the value is 2, it indicates that the padding check fails but MD check passes. Users can continue to get the signed result Z. But please note that the data encapsulation format does not complie with the aforementioned PKCS#7 format, which may not be what you want.
- If the value is 3, it indicates that both padding check and MD check fail. In this case, some fatal errors may occurred and the signed result Z is invalid. The operation will resume directly from Step 11.
- 10. Read the signed result: Read the signed result  $Z_i$  ( $i \in \{0, 1, ..., n-1\}$ ), where  $n = \frac{N}{32}$ , from memory block DS\_Z\_MEM. The memory block stores Z in little-endian byte order.
- 11. Exit the operation: Write 1 to DS\_SET\_FINISH\_REG, then poll DS\_QUERY\_BUSY\_REG until the software reads 0.

After the operation, all the input/output registers and memory blocks are cleared.

### **Memory Summary** 15.4

The addresses in this section are relative to the [Digital Signature] base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Size (byte)	Starting Address	Ending Address	Access
DS_C_MEM	Memory block C	1584	0x0000	0x062F	WO
DS_X_MEM	Memory block X	512	0x0800	0x09FF	WO
DS Z MEM	Memory block Z	512	0x0A00	0x0BFF	<b>RO</b>



### 15.5 **Register Summary**


The addresses in this section are relative to the Digital Signature base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Address	Access	
Configuration Registers				
DS_IV_0_REG	IV block data	0x0630	WO	
DS_IV_1_REG	IV block data	0x0634	WO	
DS_IV_2_REG	IV block data	0x0638	WO	
DS_IV_3_REG	IV block data	0x063C	WO	
Status/Control Registers				
DS_SET_START_REG	Activates the DS peripheral	0x0E00	WO	
DS_SET_ME_REG	REG Starts DS operation		WO	
DS_SET_FINISH_REG Ends DS operation		0x0E08	WO	
DS_QUERY_BUSY_REG	Status of the DS peripheral	0x0E0C	RO	
DS_QUERY_KEY_WRONG_REG	Checks the reason why $DS\_KEY$ is not	0x0E10	RO	
	ready			
DS_QUERY_CHECK_REG Queries DS check result		0x0814	RO	
Version Register				
DS_DATE_REG	Version control register	0x0820	W/R	

#### 15.6 Registers

The addresses in this section are relative to the Digital Signature base address provided in Table 1-4 in Chapter 1 System and Memory.

Register 15.1. DS\_IV\_m\_REG (m: 0-3) (0x0630+4\*m)




DS\_SET\_START Write 1 to this register to activate the DS peripheral. (WO)

Register 15.3. DS\_SET\_ME\_REG (0x0E04)




**DS\_SET\_ME** Write 1 to this register to start DS operation. (WO)

Register 15.4. DS\_SET\_FINISH\_REG (0x0E08)




**DS\_SET\_FINISH** Write 1 to this register to end DS operation. (WO)

Register 15.5. DS\_QUERY\_BUSY\_REG (0x0E0C)




DS\_QUERY\_BUSY 1: The DS peripheral is busy; 0: The DS peripheral is idle. (RO)

Register 15.6. DS\_QUERY\_KEY\_WRONG\_REG (0x0E10)



DS\_QUERY\_KEY\_WRONG 1-15: HMAC was activated, but the DS peripheral did not successfully receive the  $DS\_KEY$  from the HMAC peripheral. (The biggest value is 15); 0: HMAC is not activated. (RO)

Register 15.7. DS\_QUERY\_CHECK\_REG (0x0E14)



DS\_PADDING\_BAD 1: The padding check fails; 0: The padding check passes. (RO)

**DS\_MD\_ERROR** 1: The MD check fails; 0: The MD check passes. (RO)

Register 15.8. DS\_DATE\_REG (0x0E20)



**DS\_DATE** Version control register. (R/W)

# External Memory Encryption and Decryption (XTS\_AES)

#### 16.1 **Overview**

The ESP32-S3 integrates an External Memory Encryption and Decryption module that complies with the XTS\_AES standard algorithm specified in IEEE Std 1619-2007, providing security for users' application code and data stored in the external memory (flash and RAM). Users can store proprietary firmware and sensitive data (e.g., credentials for gaining access to a private network) to the external flash, or store general data to the external RAM.

#### 16.2 **Features**

- General XTS AES algorithm, compliant with IEEE Std 1619-2007
- Software-based manual encryption
- High-speed auto encryption, without software's participation
- High-speed auto decryption, without software's participation
- · Encryption and decryption functions jointly determined by registers configuration, eFuse parameters, and boot mode

#### 16.3 Module Structure

The External Memory Encryption and Decryption module consists of three blocks, namely the Manual Encryption block, Auto Encryption block, and Auto Decryption block. The module architecture is shown in Figure 16-1.




Figure 16-1. External Memory Encryption and Decryption Operation Settings

The Manual Encryption block can encrypt instructions/data which will then be written to the external flash as ciphertext via SPI1.

When the CPU writes data to the external RAM through cache, the Auto Encryption block will automatically encrypt the data first, then the data will be written to the external RAM as ciphertext.

When the CPU reads from the external flash or external RAM through cache, the Auto Decryption block will automatically decrypt the ciphertext to retrieve instructions and data.

In the System Registers (SYSREG) peripheral, the following four bits in register SYSTEM\_EXTERNAL\_DEVICE\_ENCRYPT\_DECRYPT\_CONTROL\_REG are relevant to the external memory encryption and decryption:

- SYSTEM ENABLE DOWNLOAD MANUAL ENCRYPT
- SYSTEM\_ENABLE\_DOWNLOAD\_GOCB\_DECRYPT
- SYSTEM ENABLE DOWNLOAD DB ENCRYPT
- SYSTEM ENABLE SPI MANUAL ENCRYPT

The XTS\_AES module also fetches two parameters from the peripheral 2 *eFuse Controller*, which are: EFUSE\_DIS\_DOWNLOAD\_MANUAL\_ENCRYPT and EFUSE\_SPI\_BOOT\_CRYPT\_CNT.

## 16.4 Functional Description

## 16.4.1 XTS Algorithm

The manual encryption and auto encryption/decryption all use the same algorithm, i.e., XTS algorithm. During implementation, the XTS algorithm is characterized by a "data unit" of 1024 bits, which is defined in the Section XTS-AES encryption procedure of XTS-AES Tweakable Block Cipher Standard. For more information about XTS-AES algorithm, please refer to IEEE Std 1619-2007.

### 16.4.2 Key

The Manual Encryption block, Auto Encryption block and Auto Decryption block share the same Key when implementing XTS algorithm. The Key is provided by the eFuse hardware and cannot be accessed by users.

The Key can be either 256-bit or 512-bit long. The value and length of the Key are determined by eFuse parameters. For easier description, now define:

- Block<sub>A</sub>: the BLOCK in BLOCK4 ~ BLOCK9 whose key purpose is EFUSE\_KEY\_PURPOSE\_XTS\_AES\_256\_KEY\_1. If Block<sub>A</sub> is true, then the 256-bit  $Key_A$  is stored in it.
- Block<sub>B</sub>: the BLOCK in BLOCK4 ~ BLOCK9 whose key purpose is
   EFUSE\_KEY\_PURPOSE\_XTS\_AES\_256\_KEY\_2. If Block<sub>B</sub> is true, then the 256-bit Key<sub>B</sub> is stored in it.
- Block<sub>C</sub>: the BLOCK in BLOCK4 ~ BLOCK9 whose key purpose is
   EFUSE\_KEY\_PURPOSE\_XTS\_AES\_128\_KEY. If Block<sub>C</sub> is true, then the 256-bit Key<sub>C</sub> is stored in it.

There are five possibilities of how the Key is generated depending on whether  $Block_A$ ,  $Block_B$  and  $Block_C$  exists or not, as shown in Table 16-1. In each case, the Key can be uniquely determined by  $Block_A$ ,  $Block_B$  or  $Block_C$ .

Block<sub>A</sub>  $\mathsf{Block}_B$ KeyKey Length (bit)  $\mathsf{Block}_C$  $Key_A||Key_B|$ Yes 512 Yes Don't care  $Key_{A}||0^{256}$ Yes 512 No Don't care  $0^{256}||Key_B||$ No Don't care 512 Yes No 256 No Yes  $Key_C$  $0^{256}$ No No No 256

Table 16-1. Key generated based on  $Key_A$ ,  $Key_B$  and  $Key_C$ 

### Notes:

"YES" indicates that the block exists; "NO" indicates that the block does not exist; "0256" indicates a bit string that consists of 256-bit zeros; "||" is a bonding operator for joining one bit string to another.

For more information of key purposes, please refer to Table 2-2 Structure in Chapter 2 eFuse Controller.

#### 16.4.3 **Target Memory Space**

The target memory space refers to a continuous address space in the external memory where the first encrypted ciphertext is stored. The target memory space can be uniquely determined by three relevant parameters: type, size and base address, whose definitions are listed below.

- Type: the type of the target memory space, either external flash or external RAM. Value 0 indicates external flash, while 1 indicates external RAM.
- Size: the size of the target memory space, indicating the number bytes encrypted in one encryption operation, which supports 16, 32 or 64 bytes.
- Base address: the base\_addr of the target memory space. It is a 30-bit physical address, with range of  $0x0000\_0000 \sim 0x3FFF\_FFFF$ . It should be aligned to size, i.e.,  $base\_addr\%size == 0$ .

For example, if there are 16 bytes of instruction data need to be encrypted and written to address 0x130 ~ 0x13F in the external flash, then the target space is 0x130 ~ 0x13F, type is 0 (external flash), size is 16 (bytes), and base address is 0x130.

The encryption of any length (must be multiples of 16 bytes) of plaintext instruction/data can be completed separately in multiple operations, and each operation has individual target memory space and the relevant parameters.

For Auto Encryption/Decryption blocks, these parameters are automatically defined by hardware. For Manual Encryption block, these parameters should be configured manually by users.

## Note:

The "tweak" defined in Chapter 5.1 Data units and tweaks of IEEE Std 1619-2007 is a 128-bit non-negative integer (tweak), which can be generated according to  $tweak = type *2^{30} + (base\_addr \& 0x3FFFFF80)$ . The lowest 7 bits and the highest 97 bits in tweak are always zero.

#### 16.4.4 **Data Padding**

For Auto Encryption/Decryption blocks, data padding is automatically completed by hardware. For Manual Encryption block, data padding should be completed manually by users. The Manual Encryption block has a registers block which consists of 16 registers, i.e., XTS\_AES\_PLAIN\_n\_REG (n: 0-15), that are dedicated to data padding and can store up to 512 bits of plaintext instructions/data.

Actually, the Manual Encryption block does not care where the plaintext comes from, but only where the ciphertext will be stored. Because of the strict correspondence between plaintext and ciphertext, in order to better describe how the plaintext is stored in the register block, we assume that the plaintext is stored in the target memory space in the first place and replaced by ciphertext after encryption. Therefore, the following description no longer has the concept of "plaintext", but uses "target memory space" instead. Please note that the plaintext can come from everywhere in actual use, but users should understand how the plaintext is stored in the register block.

### How mapping works between target memory space and registers:

Assume a word in the target memory space is stored in address, define of fset = address%64,  $n = \frac{offset}{f}$ , then the word will be stored in register XTS\_AES\_PLAIN\_n\_REG.

For example, if the size of the target memory space is 64, then all the 16 registers will be used for data storage. The mapping between offset and registers is shown in Table 16-2.

offset	Register	offset	Register
0x00	XTS_AES_PLAIN_0_REG	0x20	XTS_AES_PLAIN_8_REG
0x04	XTS_AES_PLAIN_1_REG	0x24	XTS_AES_PLAIN_9_REG
0x08	XTS_AES_PLAIN_2_REG	0x28	XTS_AES_PLAIN_10_REG
0x0C	XTS_AES_PLAIN_3_REG	0x2C	XTS_AES_PLAIN_11_REG
0x10	XTS_AES_PLAIN_4_REG	0x30	XTS_AES_PLAIN_12_REG
0x14	XTS_AES_PLAIN_5_REG	0x34	XTS_AES_PLAIN_13_REG
0x18	XTS_AES_PLAIN_6_REG	0x38	XTS_AES_PLAIN_14_REG
0x1C	XTS_AES_PLAIN_7_REG	0x3C	XTS_AES_PLAIN_15_REG

Table 16-2. Mapping Between Offsets and Registers

## Manual Encryption Block

The Manual Encryption block is a peripheral module. It is equipped with registers and can be accessed by the CPU directly. Registers embedded in this block, the System Registers (SYSREG) peripheral, eFuse parameters, and boot mode jointly configure and use this module. Please note that the Manual Encryption block can only encrypt for storage in the external flash.

The Manual Encryption block is operational only under certain conditions. The operating conditions are:

In SPI Boot mode

If bit SYSTEM\_ENABLE\_SPI\_MANUAL\_ENCRYPT in register SYSTEM\_EXTERNAL\_DEVICE\_ENCRYPT\_DECRYPT\_CONTROL\_REG is 1, the Manual Encryption block can be enabled. Otherwise, it is not operational.

In Download Boot mode

If bit SYSTEM\_ENABLE\_DOWNLOAD\_MANUAL\_ENCRYPT in register SYSTEM\_EXTERNAL\_DEVICE\_ENCRYPT\_DECRYPT\_CONTROL\_REG is 1 and the eFuse parameter EFUSE\_DIS\_DOWNLOAD\_MANUAL\_ENCRYPT is 0, the Manual Encryption block can be enabled. Otherwise, it is not operational.

#### Note:

• Even though the CPU can skip cache and get the encrypted instruction/data directly by reading the external memory, software can by no means access *Key*.

# 16.4.6 Auto Encryption Block

The Auto Encryption block is not a conventional peripheral, so it does not have any registers and cannot be accessed by the CPU directly. The System Registers (SYSREG) peripheral, eFuse parameters, and boot mode jointly configure and use this block.

The Auto Encryption block is operational only under certain conditions. The operating conditions are:

• In SPI Boot mode

If the first bit or the third bit in parameter SPI\_BOOT\_CRYPT\_CNT (3 bits) is set to 1, then the Auto Encryption block can be enabled. Otherwise, it is not operational.

• In Download Boot mode

If bit SYSTEM\_ENABLE\_DOWNLOAD\_DB\_ENCRYPT in register SYSTEM\_EXTERNAL\_DEVICE\_ENCRYPT\_DECRYPT\_CONTROL\_REG is 1, the Auto Encryption block can be enabled. Otherwise, it is not operational.

### Note:

- When the Auto Encryption block is enabled, it will automatically encrypt data if the CPU writes data to the external RAM, and then the encrypted ciphertext will be written to the external RAM. The entire encryption process does not need software participation and is transparent to the cache. Software can by no means obtain the encryption Key during the process.
- When the Auto Encryption block is disabled, it will ignore the CPU's access request to cache and do not process the data. Therefore, the data will be written to the external RAM as plaintext directly.

# 16.4.7 Auto Decryption Block

The Auto Decryption block is not a conventional peripheral, so it does not have any registers and cannot be accessed by the CPU directly. The System Registers (SYSREG) peripheral, eFuse parameters, and boot mode jointly configure and use this block.

The Auto Decryption block is operational only under certain conditions. The operating conditions are:

• In SPI Boot mode

If the first bit or the third bit in parameter SPI\_BOOT\_CRYPT\_CNT (3 bits) is set to 1, then the Auto Decryption block can be enabled. Otherwise, it is not operational.

• In Download Boot mode

If bit SYSTEM\_ENABLE\_DOWNLOAD\_GOCB\_DECRYPT in register SYSTEM\_EXTERNAL\_DEVICE\_ENCRYPT\_DECRYPT\_CONTROL\_REG is 1, the Auto Decryption block

can be enabled. Otherwise, it is not operational.

#### Note:

- When the Auto Decryption block is enabled, it will automatically decrypt the ciphertext if the CPU reads instructions/data from the external memory via cache to retrieve the instructions/data. The entire decryption process does not need software participation and is transparent to the cache. Software can by no means obtain the decryption Key during the process.
- · When the Auto Decryption block is disabled, it does not have any effect on the contents stored in the external memory, no matter they are encrypted or not. Therefore, what the CPU reads via cache is the original information stored in the external memory.

#### 16.5 Software Process

When the Manual Encryption block operates, software needs to be involved in the process. The steps are as follows:

- 1. Configure XTS\_AES:
  - Set register XTS\_AES\_DESTINATION\_REG to type = 0.
  - Set register XTS\_AES\_PHYSICAL\_ADDRESS\_REG to base\_addr.
  - Set register XTS\_AES\_LINESIZE\_REG to size.

For definitions of type,  $base\_addr$  and size, please refer to Section 16.4.3.

- 2. Pad plaintext data to the registers block XTS\_AES\_PLAIN\_n\_REG (n: 0-15). For detailed information, please refer to Section 16.4.4.
  - Please pad data to registers according to your actual needs, and the unused ones could be set to arbitrary values.
- 3. Wait for Manual Encrypt block to be idle. Poll register XTS\_AES\_STATE\_REG until the software reads 0.
- 4. Trigger manual encryption by writing 1 to register XTS\_AES\_TRIGGER\_REG.
- 5. Wait for the encryption process. Poll register XTS\_AES\_STATE\_REG until the software reads 2. Step 1 to 5 are the steps of encrypting plaintext instructions with the Manual Encryption block using the Key.
- 6. Grant the ciphertext access to SPI1. Write 1 to register XTS\_AES\_RELEASE\_REG to grant SPI1 the access to the encrypted ciphertext. After this, the value of register XTS\_AES\_STATE\_REG will become 3.
- Call SPI1 to write the ciphertext in the external flash (see Chapter 9 SPI Controller (SPI) [to be added later]).
- 8. Destroy the ciphertext. Write 1 to register XTS\_AES\_DESTROY\_REG. After this, the value of register XTS AES STATE REG will become 0.

Repeat above steps to meet plaintext instructions/data encryption demands.

#### **Register Summary** 16.6


The addresses in this section are relative to the External Memory Encryption and Decryption base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Address	Access
Plaintext Register Heap			
XTS_AES_PLAIN_0_REG	Plaintext register 0	0x0000	R/W
XTS_AES_PLAIN_1_REG	Plaintext register 1	0x0004	R/W
XTS_AES_PLAIN_2_REG	Plaintext register 2	0x0008	R/W
XTS_AES_PLAIN_3_REG	Plaintext register 3	0x000C	R/W
XTS_AES_PLAIN_4_REG	Plaintext register 4	0x0010	R/W
XTS_AES_PLAIN_5_REG	Plaintext register 5	0x0014	R/W
XTS_AES_PLAIN_6_REG	Plaintext register 6	0x0018	R/W
XTS_AES_PLAIN_7_REG	Plaintext register 7	0x001C	R/W
XTS_AES_PLAIN_8_REG	Plaintext register 8	0x0020	R/W
XTS_AES_PLAIN_9_REG	Plaintext register 9	0x0024	R/W
XTS_AES_PLAIN_10_REG	Plaintext register 10	0x0028	R/W
XTS_AES_PLAIN_11_REG	Plaintext register 11	0x002C	R/W
XTS_AES_PLAIN_12_REG	Plaintext register 12	0x0030	R/W
XTS_AES_PLAIN_13_REG	Plaintext register 13	0x0034	R/W
XTS_AES_PLAIN_14_REG	Plaintext register 14	0x0038	R/W
XTS_AES_PLAIN_15_REG	Plaintext register 15	0x003C	R/W
Configuration Registers			
XTS_AES_LINESIZE_REG	Configures the size of target memory space	0x0040	R/W
XTS_AES_DESTINATION_REG	Configures the type of the external memory	0x0044	R/W
XTS_AES_PHYSICAL_ADDRESS_REG	Physical address	0x0048	R/W
Contro/Status Registers			
XTS_AES_TRIGGER_REG	Activates AES algorithm	0x004C	WO
XTS_AES_RELEASE_REG	Release control	0x0050	WO
XTS_AES_DESTROY_REG	Destroys control	0x0054	WO
XTS_AES_STATE_REG	Status register	0x0058	RO
Version Register			
XTS_AES_DATE_REG	Version control register	0x005C	RO

#### 16.7 Registers


The addresses in this section are relative to the External Memory Encryption and Decryption base address provided in Table 1-4 in Chapter 1 System and Memory.

Register 16.1. XTS\_AES\_PLAIN\_n\_REG (n: 0-15) (0x0000+4\*n)



XTS\_AES\_PLAIN\_n Stores nth 32-bit piece of plain text. (R/W)


Register 16.2. XTS\_AES\_LINESIZE\_REG (0x0040)



XTS\_AES\_LINESIZE Configures the data size of one encryption.


- 0: 16 bytes;
- 1: 32 bytes;
- 2: 64 bytes. (R/W)

Register 16.3. XTS\_AES\_DESTINATION\_REG (0x0044)



XTS\_AES\_DESTINATION Configures the type of the external memory. Currently, it must be set to 0, as the Manual Encryption block only supports flash encryption. Errors may occur if users write 1. 0: flash; 1: external RAM. (R/W)

Register 16.4. XTS\_AES\_PHYSICAL\_ADDRESS\_REG (0x0048)



XTS\_AES\_TRIGGER Write 1 to enable manual encryption. (WO)

Register 16.6. XTS\_AES\_RELEASE\_REG (0x0050)



XTS\_AES\_RELEASE Write 1 to grant SPI1 access to encrypted result. (WO)

Register 16.7. XTS\_AES\_DESTROY\_REG (0x0054)



XTS\_AES\_DESTROY Write 1 to destroy encrypted result. (WO)


## Register 16.8. XTS\_AES\_STATE\_REG (0x0058)



XTS\_AES\_STATE Indicates the status of the Manual Encryption block. (RO)

- 0x0 (XTS\_AES\_IDLE): idle;
- 0x1 (XTS\_AES\_BUSY): busy with encryption;
- 0x2 (XTS\_AES\_DONE): encryption is completed, but the encrypted result is not accessible to SPI;
- 0x3 (XTS\_AES\_RELEASE): encrypted result is accessible to SPI.

Register 16.9. XTS\_AES\_DATE\_REG (0x005C)



XTS\_AES\_DATE Version control register. (R/W)

# 17 Random Number Generator (RNG)

# 17.1 Introduction

The ESP32-S3 contains a true random number generator, which generates 32-bit random numbers that can be used for cryptographical operations, among other things.

### 17.2 Features

The random number generator in ESP32-S3 generates true random numbers, which means random number generated from a physical process, rather than by means of an algorithm. No number generated within the specified range is more or less likely to appear than any other number.

# 17.3 Functional Description

Every 32-bit value that the system reads from the RNG\_DATA\_REG register of the random number generator is a true random number. These true random numbers are generated based on the thermal noise in the system and the asynchronous clock mismatch.

Thermal noise comes from the high-speed ADC or SAR ADC or both. Whenever the high-speed ADC or SAR ADC is enabled, bit streams will be generated and fed into the random number generator through an XOR logic gate as random seeds.

When the RTC20M\_CLK clock is enabled for the digital core, the random number generator will also sample RTC20M\_CLK (20 MHz) as a random bit seed. RTC20M\_CLK is an asynchronous clock source and it increases the RNG entropy by introducing circuit metastability. However, to ensure maximum entropy, it's recommended to always enable an ADC source as well.




Figure 17-1. Noise Source

When there is noise coming from the SAR ADC, the random number generator is fed with a 2-bit entropy in one clock cycle of RTC20M\_CLK (20 MHz), which is generated from an internal RC oscillator (see Chapter 4 Reset and Clock for details). Thus, it is advisable to read the RNG\_DATA\_REG register at a maximum rate of 500 kHz to obtain the maximum entropy.

When there is noise coming from the high-speed ADC, the random number generator is fed with a 2-bit entropy in one APB clock cycle, which is normally 80 MHz. Thus, it is advisable to read the RNG\_DATA\_REG register at a maximum rate of 5 MHz to obtain the maximum entropy.

A data sample of 2 GB, which is read from the random number generator at a rate of 5 MHz with only the

# 17.4 Programming Procedure

When using the random number generator, make sure at least either the SAR ADC, high-speed ADC, or RTC20M\_CLK is enabled. Otherwise, pseudo-random numbers will be returned.

- SAR ADC can be enabled by using the DIG ADC controller. For details, please refer to Chapter 10 On-Chip Sensors and Analog Signal Processing [to be added later].
- High-speed ADC is enabled automatically when the Wi-Fi or Bluetooth modules is enabled.
- RTC20M\_CLK is enabled by setting the RTC\_CNTL\_DIG\_CLK20M\_EN bit in the RTC\_CNTL\_CLK\_CONF\_REG register.

#### Note:

Note that, when the Wi-Fi module is enabled, the value read from the high-speed ADC can be saturated in some extreme cases, which lowers the entropy. Thus, it is advisable to also enable the SAR ADC as the noise source for the random number generator for such cases.

When using the random number generator, read the RNG\_DATA\_REG register multiple times until sufficient random numbers have been generated. Ensure the rate at which the register is read does not exceed the frequencies described in section 17.3 above.

# 17.5 Register Summary


The address in the following table is relative to the random number generator base address provided in Table 1-4 in Chapter 1 *System and Memory*.

Name	Description	Address	Access
RNG_DATA_REG	Random number data	0x0110	RO

# 17.6 Register

The address in this section is relative to the random number generator base address provided in Table 1-4 in Chapter 1 *System and Memory*.

Register 17.1. RNG\_DATA\_REG (0x0110)



RNG\_DATA Random number source. (RO)

# **UART Controller (UART)**

#### 18.1 Overview

In embedded system applications, data are required to be transferred in a simple way with minimal system resources. This can be achieved by a Universal Asynchronous Receiver/Transmitter (UART), which flexibly exchanges data with other peripheral devices in full-duplex mode. ESP32-S3 has three UART controllers compatible with various UART devices. They support Infrared Data Association (IrDA) and RS485 transmission.

Each of the three UART controllers has a group of registers that function identically. In this chapter, the three UART controllers are referred to as UART<sub>n</sub>, in which n denotes 0, 1, or 2.

A UART is a character-oriented data link for asynchronous communication between devices. Such communication does not provide any clock signal to send data. Therefore, in order to communicate successfully, the transmitter and the receiver must operate at the same baud rate with the same stop bit and parity bit.

A UART data frame usually begins with one start bit, followed by data bits, one parity bit (optional) and one or more stop bits. UART controllers on ESP32-S3 support various lengths of data bits and stop bits. These controllers also support software and hardware flow control as well as GDMA for seamless high-speed data transfer. This allows developers to use multiple UART ports at minimal software cost.

#### 18.2 **Features**

Each UART controller has the following features:

- Three clock sources that can be divided
- Programmable baud rate
- 1024 x 8-bit RAM shared by TX FIFOs and RX FIFOs of the three UART controllers
- Full-duplex asynchronous communication
- Automatic baud rate detection of input signals
- Data bits ranging from 5 to 8
- Stop bits of 1, 1.5, 2 or 3 bits
- Parity bit
- Special character AT\_CMD detection
- RS485 protocol
- IrDA protocol
- High-speed data communication using GDMA
- UART as wake-up source
- Software and hardware flow control

#### 18.3 **UART Structure**




Figure 18-1. UART Structure

Figure 18-1 shows the basic structure of a UART controller. A UART controller works in two clock domains, namely APB\_CLK domain and Core Clock domain (the UART Core's clock domain). The UART Core has three clock sources: 80 MHz APB\_CLK, FOSC\_CLK and external crystal clock XTAL\_CLK (for details, please refer to Chapter 4 Reset and Clock), which are selected by configuring UART\_SCLK\_SEL. The selected clock source is divided by a divider to generate clock signals that drive the UART Core.

A UART controller is broken down into two parts: a transmitter and a receiver.

The transmitter contains a FIFO, called TX FIFO (or Tx\_FIFO), which buffers data to be sent. Software can write data to the Tx\_FIFO either via the APB bus, or using GDMA. Tx\_FIFO\_Ctrl controls writing and reading the Tx\_FIFO. When Tx\_FIFO is not empty, Tx\_FSM reads data bits in the data frame via Tx\_FIFO\_Ctrl, and converts them into a bitstream. The levels of output signal txd\_out can be inverted by configuring UART\_TXD\_INV field.

The receiver also contains a FIFO, called RX FIFO (or Rx\_FIFO), which buffers received data. The levels of input signal rxd\_in can be inverted by configuring UART\_RXD\_INV field. Baudrate\_Detect measures the baud rate of input signal rxd in by detecting its minimum pulse width. Start Detect detects the start bit in a data frame. If the start bit is detected, Rx\_FSM stores data bits in the data frame into Rx\_FIFO by Rx\_FIFO\_Ctrl. Software can read data from Rx\_FIFO via the APB bus, or receive data using GDMA.

HW\_Flow\_Ctrl controls rxd\_in and txd\_out data flows by standard UART RTS and CTS flow control signals (rtsn\_out and ctsn\_in). SW\_Flow\_Ctrl controls data flows by automatically adding special characters to outgoing data and detecting special characters in incoming data.

When a UART controller is in Light-sleep mode (see Chapter 12 Low-Power Management (RTC\_CNTL) (to be added later for more details), Wakeup\_Ctrl counts up rising edges of rxd\_in. When the number reaches UART ACTIVE THRESHOLD + 2, a wake up signal is generated and sent to RTC, which then wakes up the ESP32-S3 chip.

#### **Functional Description** 18.4

### 18.4.1 Clock and Reset

UART controllers are asynchronous. their configuration registers, TX FIFOs, and RX FIFOs are in APB\_CLK domain, while the module controlling transmission and reception (i.e. UART Core) is in Core Clock domain. The latter can be sourced out of three clocks, namely APB\_CLK, FOSC\_CLK and external crystal clock XTAL\_CLK, which can be selected by configuring UART\_SCLK\_SEL. The selected clock source can be divided. This divider supports fractional division, and the divisor is equal to:

$$UART\_SCLK\_DIV\_NUM + \frac{UART\_SCLK\_DIV\_B}{UART\_SCLK\_DIV\_A}$$

The divisor ranges from  $1 \sim 256$ .

When the frequency of the UART Core's clock is higher than the frequency needed to generate baud rate, the UART Core can be clocked at a lower frequency by the divider, in order to reduce power consumption. Usually, the UART Core's clock frequency is lower than the APB\_CLK's frequency, and can be divided by the largest divisor value when higher than the frequency needed to generate baud rate. The frequency of the UART Core's clock can also be at most twice higher than the APB\_CLK. The clock for the UART transmitter and the UART receiver can be controlled independently. To enable the clock for the UART transmitter, UART\_TX\_SCLK\_EN shall be set; to enable the clock for the UART receiver, UART RX SCLK EN shall be set.

Section 18.5 explains the procedure to ensure that the configured register values are synchronized between APB\_CLK domain and Core Clock domain.

Section 18.5.2.1 explains the procedure to reset the whole UART controller. Note that it is not recommended to only reset the APB clock domain module or UART Core.

### 18.4.2 UART RAM



Figure 18-2. UART Controllers Sharing RAM

All three UART controllers on ESP32-S3 share 1024 × 8 bits of RAM. As Figure 18-2 illustrates, the RAM is divided into 8 blocks, each has 128 × 8 bits. Figure 18-2 shows how many RAM blocks are allocated by default to TX and RX FIFOs for each of the three UART controllers. UARTn Tx\_FIFO can be expanded by configuring UART\_TX\_SIZE, while UARTn Rx\_FIFO can be expanded by configuring UART\_RX\_SIZE. Some limits are imposed:

- UARTO Tx\_FIFO can be increased up to 8 blocks (the whole RAM);
- UART1 Tx\_FIFO can be increased up to 7 blocks (from offset 128 to the end address);
- UART2 Tx\_FIFO can be increased up to 6 blocks (from offset 256 to the end address);
- UARTO Rx\_FIFO can be increased up to 4 blocks (from offset 512 to the end address);
- UART1 Rx\_FIFO can be increased up to 3 blocks (from offset 640 to the end address);
- UART2 Rx\_FIFO can be increased up to 2 blocks (from offset 768 to the end address).

Please note that expanding one FIFO may take up the default space of other FIFOs. For example, by setting UART\_TX\_SIZE of UART0 to 2, the size of UART0 Tx\_FIFO is increased by 128 bytes (from offset 0 to offset 255). In this case, UART0 Tx\_FIFO takes up the default space for UART1 Tx\_FIFO, and UART1's transmitting function cannot be used as a result.

When neither of the three UART controllers is active, RAM can enter low-power mode by setting UART\_MEM\_FORCE\_PD.

UART<sub>n</sub> Tx\_FIFO is reset by setting UART\_TXFIFO\_RST. UART<sub>n</sub> Rx\_FIFO is reset by setting UART\_RXFIFO\_RST.

The "empty" signal threshold for Tx\_FIFO is configured by setting UART\_TXFIFO\_EMPTY\_THRHD. When data stored in Tx\_FIFO is less than UART\_TXFIFO\_EMPTY\_THRHD, a UART\_TXFIFO\_EMPTY\_INT interrupt is generated. The "full" signal threshold for Rx\_FIFO is configured by setting UART\_RXFIFO\_FULL\_THRHD. When data stored in Rx\_FIFO is equal to or greater than UART\_RXFIFO\_FULL\_THRHD, a UART\_RXFIFO\_FULL\_INT\_R

interrupt is generated. In addition, when Rx FIFO receives more data than its capacity, a UART\_RXFIFO\_OVF\_INT interrupt is generated.

TX FIFO and RX FIFO can be accessed via the APB bus or GDMA. Access via the APB bus is performed through register UART FIFO REG. You can put data into TX FIFO by writing UART RXFIFO RD BYTE, and get data in RX FIFO by reading this exact same field. For access via GDMA, please refer to Section 18.4.10.

#### Baud Rate Generation and Detection 18.4.3

#### 18.4.3.1 **Baud Rate Generation**

Before a UART controller sends or receives data, the baud rate should be configured by setting corresponding registers. The baud rate generator of a UART controller functions by dividing the input clock source. It can divide the clock source by a fractional amount. The divisor is configured by UART\_CLKDIV\_REG: UART\_CLKDIV for the integer part, and UART CLKDIV FRAG for the fractional part. When using the 80 MHz input clock, the UART controller supports a maximum baud rate of 5 Mbaud.

The divisor of the baud rate is equal to

$$UART\_CLKDIV + \frac{UART\_CLKDIV\_FRAG}{16}$$

meaning that the final baud rate is equal to

$$\frac{INPUT\_FREQ}{UART\_CLKDIV + \frac{UART\_CLKDIV\_FRAG}{16}}$$

where INPUT\_FREQ is the frequency of UART Core's source clock. For example, if UART\_CLKDIV = 694 and UART\_CLKDIV\_FRAG = 7 then the divisor value is

$$694 + \frac{7}{16} = 694.4375$$

When UART\_CLKDIV\_FRAG is 0, the baud rate generator is an integer clock divider where an output pulse is generated every UART\_CLKDIV input pulses.

When UART CLKDIV FRAG is not 0, the divider is fractional and the output baud rate clock pulses are not strictly uniform. As shown in Figure 18-3, for every 16 output pulses, the frequency of some pulses is INPUT\_FREQ/(UART\_CLKDIV + 1), and the frequency of the other pulses is INPUT\_FREQ/UART\_CLKDIV. A total of UART\_CLKDIV\_FRAG output pulses are generated by dividing (UART\_CLKDIV + 1) input pulses, and the remaining (16 - UART CLKDIV FRAG) output pulses are generated by dividing UART CLKDIV input pulses.

The output pulses are interleaved as shown in Figure 18-3 below, to make the output timing more uniform:




Figure 18-3. UART Controllers Division

To support IrDA (see Section 18.4.6 for details), the fractional clock divider for IrDA data transmission generates clock signals divided by 16 × UART\_CLKDIV\_REG. This divider works similarly as the one elaborated above: it takes UART\_CLKDIV/16 as the integer value and the lowest four bits of UART\_CLKDIV as the fractional value.

#### 18.4.3.2 Baud Rate Detection

Automatic baud rate detection (Autobaud) on UARTs is enabled by setting UART\_AUTOBAUD\_EN. The Baudrate\_Detect module shown in Figure 18-1 filters any noise whose pulse width is shorter than UART\_GLITCH\_FILT.

Before communication starts, the transmitter can send random data to the receiver for baud rate detection. UART\_LOWPULSE\_MIN\_CNT stores the minimum low pulse width, UART\_HIGHPULSE\_MIN\_CNT stores the minimum high pulse width, UART\_POSEDGE\_MIN\_CNT stores the minimum pulse width between two rising edges, and UART\_NEGEDGE\_MIN\_CNT stores the minimum pulse width between two falling edges. These four fields are read by software to determine the transmitter's baud rate.




Figure 18-4. The Timing Diagram of Weak UART Signals Along Falling Edges

Baud rate can be determined in the following three ways:

1. Normally, to avoid sampling erroneous data along rising or falling edges in metastable state, which results in inaccuracy of UART\_LOWPULSE\_MIN\_CNT or UART\_HIGHPULSE\_MIN\_CNT, use a weighted average of these two values to eliminate errors. In this case, baud rate is calculated as follows:

$$B_{\rm uart} = \frac{f_{\rm clk}}{({\sf UART\_LOWPULSE\_MIN\_CNT} + {\sf UART\_HIGHPULSE\_MIN\_CNT} + 2)/2}$$

2. If UART signals are weak along falling edges as shown in Figure 18-4, which leads to inaccurate average of UART LOWPULSE MIN CNT and UART HIGHPULSE MIN CNT, use UART POSEDGE MIN CNT to determine the transmitter's baud rate as follows:

$$B_{\rm uart} = \frac{f_{\rm clk}}{({\rm UART\_POSEDGE\_MIN\_CNT} + 1)/2}$$

3. If UART signals are weak along rising edges, use UART\_NEGEDGE\_MIN\_CNT to determine the transmitter's baud rate as follows:

$$B_{\rm uart} = \frac{f_{\rm clk}}{({\sf UART\_NEGEDGE\_MIN\_CNT} + 1)/2}$$

### 18.4.4 UART Data Frame




Figure 18-5. Structure of UART Data Frame

Figure 18-5 shows the basic structure of a data frame. A frame starts with one START bit, and ends with STOP bits which can be 1, 1.5, 2 or 3 bits long, configured by UART\_STOP\_BIT\_NUM, UART\_DL1\_EN and UART\_DLO\_EN. The START bit is logical low, whereas STOP bits are logical high.

The actual data length can be anywhere between 5 ~ 8 bits, configured by UART\_BIT\_NUM. When UART\_PARITY\_EN is set, a parity bit is added after data bits. UART\_PARITY is used to choose even parity or odd parity. When the receiver detects a parity bit error in data received, a UART\_PARITY\_ERR\_INT interrupt is generated, and the erroneous data are still stored into the RX FIFO. When the receiver detects a data frame error, a UART FRM ERR INT interrupt is generated, and the erroneous data by default is stored into the RX FIFO.

If all data in Tx\_FIFO have been sent, a UART\_TX\_DONE\_INT interrupt is generated. After this, if the UART TXD BRK bit is set then the transmitter will send several low level bits, namely delimiters, to separate data packets. The number of low level bits is configured by UART\_TX\_BRK\_NUM. Once the transmitter has sent all delimiters, a UART\_TX\_BRK\_DONE\_INT interrupt is generated. The minimum interval between data frames can be configured using UART\_TX\_IDLE\_NUM. If the transmitter stays idle for UART\_TX\_IDLE\_NUM or more time (in the unit of bit time, i.e. the time it takes to transfer one bit), a UART\_TX\_BRK\_IDLE\_DONE\_INT interrupt is generated.




Figure 18-6. AT CMD Character Structure

Figure 18-6 is the structure of a special character AT CMD. If the receiver constantly receives AT CMD CHAR and the following conditions are met, a UART\_AT\_CMD\_CHAR\_DET\_INT interrupt is generated. The specific value of AT\_CMD\_CHAR can be read from UARTn\_AT\_CMD\_CHAR.

- The interval between the first AT CMD CHAR and the last non-AT CMD CHAR character is at least UART\_PRE\_IDLE\_NUM cycles.
- The interval between two AT\_CMD\_CHAR characters is less than UART\_RX\_GAP\_TOUT cycles.
- The number of AT CMD CHAR characters is equal to or greater than UART CHAR NUM.

• The interval between the last AT\_CMD\_CHAR character and next non-AT\_CMD\_CHAR character is at least UART\_POST\_IDLE\_NUM cycles.

### 18.4.5 RS485

All three UART controllers support RS485 protocol. This protocol uses differential signals to transmit data, so it can communicate over longer distances at higher bit rates than RS232. RS485 has two-wire half-duplex mode and four-wire full-duplex modes. UART controllers support two-wire half-duplex transmission and bus snooping. In a two-wire RS485 multidrop network, there can be 32 slaves at most.

### 18.4.5.1 Driver Control

As shown in Figure 18-7, in a two-wire multidrop network, an external RS485 transceiver is needed for differential to single-ended conversion. A RS485 transceiver contains a driver and a receiver. When a UART controller is not in transmitter mode, the connection to the differential line can be broken by disabling the driver. When the DE (Driver Enable) signal is 1, the driver is enabled; when DE is 0, the driver is disabled.

The UART receiver converts differential signals to single-ended signals via an external receiver. RE is the enable control signal for the receiver. When RE is 0, the receiver is enabled; when RE is 1, the receiver is disabled. If RE is configured as 0, the UART controller is allowed to snoop data on the bus, including data sent by itself.

DE can be controlled by either software or hardware. To reduce the cost of software, DE is controlled by hardware in our design. As shown in Figure 18-7, DE is connected to dtrn\_out of UART (please refer to Section 18.4.9.1 for more details).




Figure 18-7. Driver Control Diagram in RS485 Mode

# 18.4.5.2 Turnaround Delay

By default, all three UART controllers work in receiver mode. When a UART controller is switched from transmitter mode to receiver mode, the RS485 protocol requires a turnaround delay of one cycle after the stop bit. The UART transmitter supports adding a turnaround delay of one cycle not only before the start bit but also after the stop bit. When UART\_DL0\_EN is set, a turnaround delay of one cycle is added before the start bit; when UART\_DL1\_EN is set, a turnaround delay of one cycle is added after the stop bit.

# 18.4.5.3 Bus Snooping

In a two-wire multidrop network, UART controllers support bus snooping if RE of the external RS485 transceiver is 0. By default, a UART controller is not allowed to transmit and receive data simultaneously. If UART\_RS485TX\_RX\_EN is set and the external RS485 transceiver is configured as in Figure 18-7, a UART

controller may receive data in transmitter mode and snoop the bus. If UART RS485RXBY TX EN is set, a UART controller may transmit data in receiver mode.

All three UART controllers can snoop data sent by themselves. In transmitter mode, when a UART controller monitors a collision between data sent and data received, a UART RS485 CLASH INT interrupt is generated; when it monitors a data frame error, a UART RS485 FRM ERR INT interrupt is generated; when it monitors a polarity error, a UART\_RS485\_PARITY\_ERR\_INT is generated.

### 18.4.6 IrDA

IrDA protocol consists of three layers, namely the physical layer, the link access protocol, and the link management protocol. The three UART controllers implement IrDA's physical layer. In IrDA encoding, a UART controller supports data rates up to 115.2 kbit/s (SIR, or serial infrared mode). As shown in Figure 18-8, the IrDA encoder converts a NRZ (non-return to zero code) signal to a RZI (return to zero code) signal and sends it to the external driver and infrared LED. This encoder uses modulated signals whose pulse width is 3/16 bits to indicate logic "0", and low levels to indicate logic "1". The IrDA decoder receives signals from the infrared receiver and converts them to NRZ signals. In most cases, the receiver is high when it is idle, and the encoder output polarity is the opposite of the decoder input polarity. If a low pulse is detected, it indicates that a start bit has been received.

When IrDA function is enabled, one bit is divided into 16 clock cycles. If the bit to be sent is zero, then the 9th, 10th and 11th clock cycle are high.




Figure 18-8. The Timing Diagram of Encoding and Decoding in SIR mode

The IrDA transceiver is half-duplex, meaning that it cannot send and receive data simultaneously. As shown in Figure 18-9, IrDA function is enabled by setting UART\_IRDA\_EN. When UART\_IRDA\_TX\_EN is set (high), the IrDA transceiver is enabled to send data and not allowed to receive data; when UART\_IRDA\_TX\_EN is reset (low), the IrDA transceiver is enabled to receive data and not allowed to send data.




Figure 18-9. IrDA Encoding and Decoding Diagram

# 18.4.7 Wake-up

UART0 and UART1 can be set as a wake-up source for Light-sleep mode. To be specific Wakeup\_Ctrl counts up the rising edges of rxd\_in, and when this count becomes greater than UART\_ACTIVE\_THRESHOLD + 2, a wake\_up signal is generated and sent to RTC, which then wakes ESP32-S3 up.

# 18.4.8 Loopback Test

UARTn supports loopback testing, which can be enabled by setting UART\_LOOPBACK. When loopback testing is enabled, UART output signal txd\_out is connected to its input signal rxd\_in, rtsn\_out is connected to ctsn\_in, and dtrn\_out is connected to dsrn\_out. Data are then sent out through txd\_out. If the data received match the data sent, it indicates that UARTn controller is working properly.

#### Flow Control 18.4.9

UART controllers have two ways to control data flow, namely hardware flow control and software flow control. Hardware flow control is achieved using output signal rtsn\_out and input signal dsrn\_in. Software flow control is achieved by inserting special characters (XON or XOFF) in data flow sent and detecting special characters in data flow received.

#### 18.4.9.1 **Hardware Flow Control**




Figure 18-10. Hardware Flow Control Diagram

Figure 18-10 shows hardware flow control of a UART controller. Hardware flow control uses output signal rtsn\_out and input signal dsrn\_in. Figure 18-11 illustrates how these signals are connected between UART on ESP32-S3 (hereinafter referred to as IU0) and the external UART (hereinafter referred to as EU0).

When rtsn out of IU0 is low, EU0 is allowed to send data; when rtsn out of IU0 is high, EU0 is notified to stop sending data until rtsn\_out of IU0 returns to low. The output signal rtsn\_out can be controlled in two ways.

- Software control: Enter this mode by clearing UART\_RX\_FLOW\_EN to 0. In this mode, the level of rtsn\_out is changed by configuring UART\_SW\_RTS.
- Hardware control: Enter this mode by setting UART\_RX\_FLOW\_EN to 1. In this mode, rtsn\_out is pulled high when data in Rx\_FIFO exceeds UART\_RX\_FLOW\_THRHD.




Figure 18-11. Connection between Hardware Flow Control Signals

When ctsn in of IU0 is low, IU0 is allowed to send data; when ctsn in is high, IU0 is not allowed to send data. When IUO detects an edge change on ctsn\_in, a UART\_CTS\_CHG\_INT interrupt is generated.

If dtrn\_out of IUO is high, it indicates that IUO is ready to transmit data. dtrn\_out is generated by configuring the UART\_SW\_DTR field. When the IU0 transmitter detects a edge change on dsrn\_in, a UART\_DSR\_CHG\_INT interrupt is generated. After this interrupt is detected, software can obtain the level of input signal dsrn in by reading UART\_DSRN. If dsrn\_in is high, it indicates that EU0 is ready to transmit data.

In a two-wire RS485 multidrop network enabled by setting UART\_RS485\_EN, dtrn\_out is generated by hardware and used for transmit/receive turnaround. When data transmission starts, dtrn out is pulled high and the external driver is enabled; when data transmission completes, dtrn\_out is pulled low and the external driver is disabled. Please note that when there is turnaround delay of one cycle added after the stop bit, dtrn\_out is pulled low after the delay.

#### 18.4.9.2 Software Flow Control

Instead of CTS/RTS lines, software flow control uses XON/XOFF characters to start or stop data transmission. Such flow control can be enabled by setting UART\_SW\_FLOW\_CON\_EN to 1.

When choosing software flow control, the hardware automatically detects if XON and XOFF characters are used in data flow, and generates a UART\_SW\_XOFF\_INT or a UART\_SW\_XON\_INT interrupt accordingly. When XOFF character is detected, the transmitter stops data transmission once the current byte has been transmitted; when XON character is detected, the transmitter starts data transmission. In addition, software can force the transmitter to stop sending data or to start sending data by setting respectively UART\_FORCE\_XOFF or UART\_FORCE\_XON.

Software determines whether to insert flow control characters according to the remaining room in the RX FIFO. When UART\_SEND\_XOFF is set, the transmitter sends an XOFF character configured by UART\_XOFF\_CHAR after the current byte in transmission; when UART\_SEND\_XON is set, the transmitter sends an XON character configured by UART XON CHAR after the current byte in transmission. If the RX FIFO of a UART controller stores more data than UART\_XOFF\_THRESHOLD, UART\_SEND\_XOFF is set by hardware. As a result, the transmitter sends an XOFF character configured by UART\_XOFF\_CHAR after the current byte in transmission. If the RX FIFO of a UART controller stores less data than UART\_XON\_THRESHOLD, UART\_SEND\_XON is set by hardware. As a result, the transmitter sends an XON character configured by UART XON CHAR after the current byte in transmission.

#### GDMA Mode 18.4.10

All three UART controllers on ESP32-S3 share one TX/RX GDMA (general direct memory access) channel via UHCI. In GDMA mode, UART controllers support the decoding and encoding of HCI data packets. The UHCI\_UARTn\_CE field determines which UART controller occupies the GDMA TX/RX channel.




Figure 18-12. Data Transfer in GDMA Mode

Figure 18-12 shows how data are transferred using GDMA. Before GDMA receives data, software prepares an inlink (i.e. a linked list of receive descriptors. For details, see Chapter 7 GDMA Controller (DMA) [to be added later]). GDMA\_INLINK\_ADDR\_CHn points to the first receive descriptor in the inlink. After GDMA\_INLINK\_START\_CHn is set, UHCI passes data that UART has received to the decoder. The decoded data are then stored into the RAM pointed by the inlink under the control of GDMA.

Before GDMA sends data, software prepares an outlink and data to be sent. GDMA OUTLINK ADDR CHn points to the first transmit descriptor in the outlink. After GDMA\_OUTLINK\_START\_CHn is set, GDMA reads data from the RAM pointed by outlink. The data are then encoded by the encoder, and sent sequentially by the UART transmitter.

HCl data packets have separators at the beginning and the end, with data bits in the middle (separators + data bits + separators). The encoder inserts separators in front of and after data bits, and replaces data bits identical to separators with special characters (i.e. escape characters). The decoder removes separators in front of and after data bits, and replaces escape characters with separators. There can be more than one continuous separator at the beginning and the end of a data packet. The separator is configured by UHCI\_SEPER\_CHAR, 0xC0 by default. The escape characters are configured by UHCI\_ESC\_SEQ0\_CHAR0 (0xDB by default) and UHCI\_ESC\_SEQ0\_CHAR1 (0xDD by default). When all data have been sent, a GDMA\_OUT\_TOTAL\_EOF\_CHn\_INT interrupt is generated. When all data have been received, a GDMA IN SUC EOF CHn INT is generated.

### 18.4.11 UART Interrupts

- UART AT CMD CHAR DET INT: Triggered when the receiver detects an AT CMD character.
- UART\_RS485\_CLASH\_INT: Triggered when a collision is detected between the transmitter and the receiver in RS485 mode.
- UART RS485 FRM ERR INT: Triggered when an error is detected in the data frame sent by the transmitter in RS485 mode.
- UART\_RS485\_PARITY\_ERR\_INT: Triggered when an error is detected in the parity bit sent by the transmitter in RS485 mode.
- UART TX DONE INT: Triggered when all data in the TX FIFO have been sent.
- UART TX BRK IDLE DONE INT: Triggered when the transmitter stays idle after sending the last data bit. The minimum amount of time marking the transmitter state as idle is determined by the configurable threshold value.

- UART\_TX\_BRK\_DONE\_INT: Triggered when the transmitter has sent all NULL characters following the complete transmission of data from the TX FIFO.
- UART\_GLITCH\_DET\_INT: Triggered when the receiver detects a glitch in the middle of the start bit.
- UART\_SW\_XOFF\_INT: Triggered when UART\_SW\_FLOW\_CON\_EN is set and the receiver receives a XOFF character.
- UART\_SW\_XON\_INT: Triggered when UART\_SW\_FLOW\_CON\_EN is set and the receiver receives a XON character.
- UART RXFIFO TOUT INT: Triggered when the receiver takes more time than UART RX TOUT THRHD to receive one byte.
- UART\_BRK\_DET\_INT: Triggered when the receiver detects a NULL character after stop bits.
- UART\_CTS\_CHG\_INT: Triggered when the receiver detects an edge change on CTSn signals.
- UART\_DSR\_CHG\_INT: Triggered when the receiver detects an edge change on DSRn signals.
- UART\_RXFIFO\_OVF\_INT: Triggered when the receiver receives more data than the capacity of the RX FIFO.
- UART\_FRM\_ERR\_INT: Triggered when the receiver detects a data frame error.
- UART\_PARITY\_ERR\_INT: Triggered when the receiver detects a parity error.
- UART\_TXFIFO\_EMPTY\_INT: Triggered when the TX FIFO stores less data than what UART\_TXFIFO\_EMPTY\_THRHD specifies.
- UART\_RXFIFO\_FULL\_INT: Triggered when the receiver receives more data than what UART RXFIFO FULL THRHD specifies.
- UART\_WAKEUP\_INT: Triggered when UART is woken up.

### 18.4.12 UHCI Interrupts

- UHCI\_APP\_CTRL1\_INT: Triggered when software sets UHCI\_APP\_CTRL1\_INT\_RAW.
- UHCI\_APP\_CTRL0\_INT: Triggered when software sets UHCI\_APP\_CTRL0\_INT\_RAW.
- UHCI\_OUTLINK\_EOF\_ERR\_INT: Triggered when an EOF error is detected in a transmit descriptor.
- UHCI\_SEND\_A\_REG\_Q\_INT: Triggered when UHCI has sent a series of short packets using always\_send.
- UHCI\_SEND\_S\_REG\_Q\_INT: Triggered when UHCI has sent a series of short packets using single\_send.
- UHCI TX HUNG INT: Triggered when UHCI takes too long to read RAM using a GDMA transmit channel.
- UHCI\_RX\_HUNG\_INT: Triggered when UHCI takes too long to receive data using a GDMA receive channel.
- UHCI\_TX\_START\_INT: Triggered when GDMA detects a separator character.
- UHCI RX START INT: Triggered when a separator character has been sent.

#### 18.5 **Programming Procedures**

#### 18.5.1 **Register Type**

All UART registers are in APB\_CLK domain. According to whether clock domain crossing and synchronization are required, UART registers that can be configured by software are classified into three types, namely

synchronous registers, static registers, and immediate registers. Synchronous registers are read in Core Clock domain, and take effect after synchronization. Static registers are also read in Core Clock domain, but would not change dynamically. Therefore, for static registers, clock domain crossing is not required, and software can turn on and off the clock for the UART transmitter or receiver to ensure that the configuration sampled in Core Clock domain is correct. Immediate registers are read in APB\_CLK domain, and take effect after being configured via the APB bus.

# 18.5.1.1 Synchronous Registers

Since synchronous registers are read in core clock domain, but written in APB\_CLK domain, they implement the clock domain crossing design to ensure that their values sampled in Core Clock domain are correct. These registers as listed in Table 18-1 are configured as follows:

- Enable register synchronization by clearing UART\_UPDATE\_CTRL to 0;
- Wait for UART\_REG\_UPDATE to become 0, which indicates the completion of last synchronization;
- Configure synchronous registers;
- Synchronize the configured values to Core Clock domain by writing 1 to UART\_REG\_UPDATE.

Register Field UART\_CLKDIV\_REG UART\_CLKDIV\_FRAG[3:0] UART\_CLKDIV[11:0] UART\_CONF0\_REG UART\_AUTOBAUD\_EN UART\_ERR\_WR\_MASK **UART TXD INV** UART RXD INV UART\_IRDA\_EN UART\_TX\_FLOW\_EN UART\_LOOPBACK UART IRDA RX INV UART\_IRDA\_TX\_EN UART\_IRDA\_WCTL UART IRDA TX EN UART\_IRDA\_DPLX UART\_STOP\_BIT\_NUM UART\_BIT\_NUM UART PARITY EN **UART\_PARITY** 

Table 18-1. UARTn Synchronous Registers

Cont'd on next page

Register Field UART\_SEND\_XOFF UART FLOW CONF REG UART\_SEND\_XON **UART FORCE XOFF UART FORCE XON** UART\_XONOFF\_DEL UART\_SW\_FLOW\_CON\_EN UART\_RS485\_TX\_DLY\_NUM[3:0] UART\_RS485\_CONF\_REG UART\_RS485\_RX\_DLY\_NUM UART\_RS485RXBY\_TX\_EN UART RS485TX RX EN UART\_DL1\_EN UART\_DLO\_EN UART RS485 EN

Table 18-1 – cont'd from previous page

# 18.5.1.2 Static Registers

Static registers, though also read in Core Clock domain, would not change dynamically when UART controllers are at work, so they do not implement the clock domain crossing design. These registers must be configured when the UART transmitter or receiver is not at work. In this case, software can turn off the clock for the UART transmitter or receiver, so that static registers are not sampled in their metastable state. When software turns on the clock, the configured values are stable to be correctly sampled. Static registers as listed in Table 18-2 are configured as follows:

- Turn off the clock for the UART transmitter by clearing UART\_TX\_SCLK\_EN, or the clock for the UART receiver by clearing UART\_RX\_SCLK\_EN, depending on which one (transmitter or receiver) is not at work;
- · Configure static registers;
- Turn on the clock for the UART transmitter by writing 1 to UART\_TX\_SCLK\_EN, or the clock for the UART receiver by writing 1 to UART\_RX\_SCLK\_EN.

Register Field UART RX FILT REG UART GLITCH FILT EN UART\_GLITCH\_FILT[7:0] UART SLEEP CONF REG UART\_ACTIVE\_THRESHOLD[9:0] UART\_SWFC\_CONF0\_REG UART\_XOFF\_CHAR[7:0] UART\_SWFC\_CONF1\_REG UART\_XON\_CHAR[7:0] UART\_IDLE\_CONF\_REG UART\_TX\_IDLE\_NUM[9:0] UART AT CMD PRECNT REG UART PRE IDLE NUM[15:0] UART\_AT\_CMD\_POSTCNT\_REG UART\_POST\_IDLE\_NUM[15:0] UART\_AT\_CMD\_GAPTOUT\_REG UART\_RX\_GAP\_TOUT[15:0] UART AT CMD CHAR REG UART CHAR NUM[7:0] UART\_AT\_CMD\_CHAR[7:0]

Table 18-2. UARTn Static Registers

Except those listed in Table 18-1 and Table 18-2, registers that can be configured by software are immediate registers read in APB\_CLK domain, such as interrupt and FIFO configuration registers.

# 18.5.2 Detailed Steps

Figure 18-13 illustrates the process to program UART controllers, namely initializing the UART, configuring the registers, enabling the transmitter and/or receiver, and finishing data transmission.




Figure 18-13. UART Programming Procedures

# **18.5.2.1** Initializing UART∩

Initializing UART<sup>n</sup> requires two steps: resetting UART<sup>n</sup> and enabling register synchronization.

To reset UARTn:

- enable the clock for UART RAM by setting SYSTEM UART MEM CLK EN to 1;
- enable APB\_CLK for UARTn by setting SYSTEM\_UARTn\_CLK\_EN to 1;
- clear SYSTEM\_UARTn\_RST;
- write 1 to UART\_RST\_CORE;
- write 1 to SYSTEM\_UARTn\_RST;
- clear SYSTEM UARTn RST;
- clear UART RST CORE.

To enable register synchronization, clear UART UPDATE CTRL.

# **18.5.2.2** Configuring UART∩ Communication

To configure UARTn communication:

- wait for UART\_REG\_UPDATE to become 0, which indicates the completion of last synchronization;
- configure static registers (if any) following Section 18.5.1.2;
- select the clock source via UART SCLK SEL;
- configure divisor of the divider via UART\_SCLK\_DIV\_NUM, UART\_SCLK\_DIV\_A, and UART\_SCLK\_DIV\_B;
- configure the baud rate for transmission via UART\_CLKDIV and UART\_CLKDIV FRAG;
- configure data length via UART\_BIT\_NUM;
- configure odd or even parity check via UART\_PARITY\_EN and UART\_PARITY;
- optional steps depending on application ...
- synchronize the configured values to Core Clock domain by writing 1 to UART\_REG\_UPDATE.

# 18.5.2.3 Enabling UART

To enable UARTn transmitter:

- configure the TX FIFO's empty threshold via UART\_TXFIFO\_EMPTY\_THRHD;
- disable UART\_TXFIFO\_EMPTY\_INT interrupt by clearing UART\_TXFIFO\_EMPTY\_INT\_ENA;
- write data to be sent to UART\_RXFIFO\_RD\_BYTE;
- clear UART\_TXFIFO\_EMPTY\_INT interrupt by setting UART\_TXFIFO\_EMPTY\_INT\_CLR;
- enable UART\_TXFIFO\_EMPTY\_INT interrupt by setting UART\_TXFIFO\_EMPTY\_INT\_ENA;
- detect UART TXFIFO EMPTY INT and wait for the completion of data transmission.

To enable UARTn receiver:

- configure RXFIFO's full threshold via UART\_RXFIFO\_FULL\_THRHD;
- enable UART\_RXFIFO\_FULL\_INT interrupt by setting UART\_RXFIFO\_FULL\_INT\_ENA;
- detect UART\_TXFIFO\_FULL\_INT and wait until the RXFIFO is full;

• read data from RXFIFO via UART\_RXFIFO\_RD\_BYTE, and obtain the number of bytes received in RXFIFO via UART\_RXFIFO\_CNT.



#### 18.6 **Register Summary**

#### **UART Register Summary** 18.6.1

The addresses in this section are relative to UART Controller base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Address	Access					
FIFO Configuration			4					
UART_FIFO_REG	FIFO data register	0x0000	RO					
UART_MEM_CONF_REG	UART threshold and allocation configuration	0x0060	R/W					
UART Interrupt Register								
UART_INT_RAW_REG	Raw interrupt status	0x0004	R/WTC/SS					
UART_INT_ST_REG	Masked interrupt status	0x0008	RO					
UART_INT_ENA_REG	Interrupt enable bits	0x000C	R/W					
UART_INT_CLR_REG	Interrupt clear bits	0x0010	WT					
Configuration Register								
UART_CLKDIV_REG	Clock divider configuration	0x0014	R/W					
UART_RX_FILT_REG	RX filter configuration	0x0018	R/W					
UART_CONF0_REG	Configuration register 0	0x0020	R/W					
UART_CONF1_REG	Configuration register 1	0x0024	R/W					
UART_FLOW_CONF_REG	Software flow control configuration	0x0034	varies					
UART_SLEEP_CONF_REG	Sleep mode configuration	0x0038	R/W					
UART_SWFC_CONF0_REG	Software flow control character configuration	0x003C	R/W					
UART_SWFC_CONF1_REG	Software flow control character configuration	0x0040	R/W					
UART_TXBRK_CONF_REG	TX break character configuration	0x0044	R/W					
UART_IDLE_CONF_REG	Frame end idle time configuration	0x0048	R/W					
UART_RS485_CONF_REG	RS485 mode configuration	0x004C	R/W					
UART_CLK_CONF_REG	UART core clock configuration	0x0078	R/W					
Status Register		I						
UART_STATUS_REG	UART status register	0x001C	RO					
UART_MEM_TX_STATUS_REG	TX FIFO write and read offset address	0x0064	RO					
UART_MEM_RX_STATUS_REG	RX FIFO write and read offset address	0x0068	RO					
UART_FSM_STATUS_REG	UART transmitter and receiver status	0x006C	RO					
Autobaud Register		ı	1					
UART_LOWPULSE_REG	Autobaud minimum low pulse duration register	0x0028	RO					
UART_HIGHPULSE_REG	Autobaud minimum high pulse duration register	0x002C	RO					
UART_RXD_CNT_REG	Autobaud edge change count register	0x0030	RO					
UART_POSPULSE_REG	Autobaud high pulse register	0x0070	RO					
UART_NEGPULSE_REG	Autobaud low pulse register	0x0074	RO					
AT Escape Sequence Selection Co		I	1					
UART_AT_CMD_PRECNT_REG	Pre-sequence timing configuration	0x0050	R/W					
UART_AT_CMD_POSTCNT_REG	Post-sequence timing configuration	0x0054	R/W					
UART_AT_CMD_GAPTOUT_REG	Timeout configuration	0x0058	R/W					
UART_AT_CMD_CHAR_REG								

Name	Description	Address					
Version Register							
UART_DATE_REG	UART version control register	0x007C	R/W				
UART_ID_REG	UART ID register	0x0080	varies				

# 18.6.2 UHCI Register Summary

The addresses in this section are relative to UHCI Controller base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Address	Access					
Configuration Register								
UHCI_CONF0_REG	UHCI configuration register	0x0000	R/W					
UHCI_CONF1_REG	UHCI configuration register	0x0018	varies					
UHCI_ESCAPE_CONF_REG	Escape character configuration	0x0024	R/W					
UHCI_HUNG_CONF_REG	Timeout configuration	0x0028	R/W					
UHCI_ACK_NUM_REG	UHCI ACK number configuration	0x002C	varies					
UHCI_QUICK_SENT_REG	UHCl quick_sent configuration register	0x0034	varies					
UHCI_REG_Q0_WORD0_REG	Q0_WORD0 quick_sent register	0x0038	R/W					
UHCI_REG_Q0_WORD1_REG	Q0_WORD1 quick_sent register	0x003C	R/W					
UHCI_REG_Q1_WORD0_REG	Q1_WORD0 quick_sent register	0x0040	R/W					
UHCI_REG_Q1_WORD1_REG	Q1_WORD1 quick_sent register	0x0044	R/W					
UHCI_REG_Q2_WORD0_REG	Q2_WORD0 quick_sent register	0x0048	R/W					
UHCI_REG_Q2_WORD1_REG	Q2_WORD1 quick_sent register	0x004C	R/W					
UHCI_REG_Q3_WORD0_REG	Q3_WORD0 quick_sent register	0x0050	R/W					
UHCI_REG_Q3_WORD1_REG	Q3_WORD1 quick_sent register	0x0054	R/W					
UHCI_REG_Q4_WORD0_REG	Q4_WORD0 quick_sent register	0x0058	R/W					
UHCI_REG_Q4_WORD1_REG	Q4_WORD1 quick_sent register	0x005C	R/W					
UHCI_REG_Q5_WORD0_REG	Q5_WORD0 quick_sent register	0x0060	R/W					
UHCI_REG_Q5_WORD1_REG	Q5_WORD1 quick_sent register	0x0064	R/W					
UHCI_REG_Q6_WORD0_REG	Q6_WORD0 quick_sent register	0x0068	R/W					
UHCI_REG_Q6_WORD1_REG	Q6_WORD1 quick_sent register	0x006C	R/W					
UHCI_ESC_CONF0_REG	Escape sequence configuration register 0	0x0070	R/W					
UHCI_ESC_CONF1_REG	Escape sequence configuration register 1	0x0074	R/W					
UHCI_ESC_CONF2_REG	Escape sequence configuration register 2	0x0078	R/W					
UHCI_ESC_CONF3_REG	Escape sequence configuration register 3	0x007C	R/W					
UHCI_PKT_THRES_REG	Configuration register for packet length	0x0080	R/W					
UHCI Interrupt Register								
UHCI_INT_RAW_REG	Raw interrupt status	0x0004	varies					
UHCI_INT_ST_REG	Masked interrupt status	0x0008	RO					
UHCI_INT_ENA_REG	Interrupt enable bits	0x000C	R/W					
UHCI_INT_CLR_REG	Interrupt clear bits	0x0010	WT					
UHCI_APP_INT_SET_REG	Software interrupt trigger source							
UHCI Status Register								
UHCI_STATE0_REG	UHCI receive status	0x001C	RO					

Name	Description	Address	Access	
UHCI_STATE1_REG	UHCI transmit status	0x0020	RO	
UHCI_RX_HEAD_REG	UHCI packet header register	0x0030	RO	
Version Register				
UHCI_DATE_REG	UHCI version control register	0x0084	R/W	




# 18.7 Registers

# 18.7.1 UART Registers

The addresses in this section are relative to UART Controller base address provided in Table 1-4 in Chapter 1 System and Memory.

Register 18.1. UART\_FIFO\_REG (0x0000)

UART\_RXFIFO\_RD\_BYTE UARTn accesses FIFO via this field. (RO)



Register 18.2. UART\_MEM\_CONF\_REG (0x0060)

- **UART\_RX\_SIZE** This field is used to configure the amount of RAM allocated for RX FIFO. The default number is 128 bytes. (R/W)
- **UART\_TX\_SIZE** This field is used to configure the amount of RAM allocated for TX FIFO. The default number is 128 bytes. (R/W)
- **UART\_RX\_FLOW\_THRHD** This field is used to configure the maximum amount of data bytes that can be received when hardware flow control works. (R/W)
- UART\_RX\_TOUT\_THRHD This field is used to configure the threshold time that receiver takes to receive one byte, in the unit of bit time (the time it takes to transfer one bit). The UART\_RXFIFO\_TOUT\_INT interrupt will be triggered when the receiver takes more time to receive one byte with UART RX\_TOUT\_EN set to 1. (R/W)
- UART\_MEM\_FORCE\_PD Set this bit to force power down UART RAM. (R/W)
- **UART\_MEM\_FORCE\_PU** Set this bit to force power up UART RAM. (R/W)

# 0 0 0 0

#### Register 18.3. UART INT RAW REG (0x0004)

- UART\_RXFIFO\_FULL\_INT\_RAW This interrupt raw bit turns to high level when the receiver receives more data than what UART RXFIFO FULL THRHD specifies. (R/WTC/SS)
- UART\_TXFIFO\_EMPTY\_INT\_RAW This interrupt raw bit turns to high level when the amount of data in TX FIFO is less than what UART\_TXFIFO\_EMPTY\_THRHD specifies. (R/WTC/SS)
- UART\_PARITY\_ERR\_INT\_RAW This interrupt raw bit turns to high level when the receiver detects a parity error in the data. (R/WTC/SS)
- UART FRM ERR INT RAW This interrupt raw bit turns to high level when the receiver detects a data frame error. (R/WTC/SS)
- UART RXFIFO OVF INT RAW This interrupt raw bit turns to high level when the receiver receives more data than the capacity of the RX FIFO. (R/WTC/SS)
- UART\_DSR\_CHG\_INT\_RAW This interrupt raw bit turns to high level when the receiver detects the edge change of DSRn signal. (R/WTC/SS)
- UART\_CTS\_CHG\_INT\_RAW This interrupt raw bit turns to high level when the receiver detects the edge change of CTSn signal. (R/WTC/SS)
- UART\_BRK\_DET\_INT\_RAW This interrupt raw bit turns to high level when the receiver detects a 0 after the stop bit. (R/WTC/SS)
- UART RXFIFO TOUT INT RAW This interrupt raw bit turns to high level when the receiver takes more time than UART\_RX\_TOUT\_THRHD to receive a byte. (R/WTC/SS)
- **UART SW XON INT RAW** This interrupt raw bit turns to high level when the receiver receives an XON character and UART\_SW\_FLOW\_CON\_EN is set to 1. (R/WTC/SS)
- UART\_SW\_XOFF\_INT\_RAW This interrupt raw bit turns to high level when the receiver receives an XOFF character and UART\_SW\_FLOW\_CON\_EN is set to 1. (R/WTC/SS)
- UART\_GLITCH\_DET\_INT\_RAW This interrupt raw bit turns to high level when the receiver detects a glitch in the middle of a start bit. (R/WTC/SS)
- Continued on the next page...

### Register 18.3. UART INT RAW REG (0x0004)

- Continued from the previous page...
- UART\_TX\_BRK\_DONE\_INT\_RAW This interrupt raw bit turns to high level when the transmitter completes sending NULL characters, after all data in TX FIFO are sent. (R/WTC/SS)
- UART\_TX\_BRK\_IDLE\_DONE\_INT\_RAW This interrupt raw bit turns to high level when the transmitter has kept the shortest duration after sending the last data. (R/WTC/SS)
- UART\_TX\_DONE\_INT\_RAW This interrupt raw bit turns to high level when the transmitter has sent out all data in FIFO. (R/WTC/SS)
- UART\_RS485\_PARITY\_ERR\_INT\_RAW This interrupt raw bit turns to high level when the receiver detects a parity error from the echo of the transmitter in RS485 mode. (R/WTC/SS)
- UART\_RS485\_FRM\_ERR\_INT\_RAW This interrupt raw bit turns to high level when the receiver detects a data frame error from the echo of the transmitter in RS485 mode. (R/WTC/SS)
- UART\_RS485\_CLASH\_INT\_RAW This interrupt raw bit turns to high level when a collision is detected between transmitter and receiver in RS485 mode. (R/WTC/SS)
- UART\_AT\_CMD\_CHAR\_DET\_INT\_RAW This interrupt raw bit turns to high level when the receiver detects the configured UART\_AT\_CMD\_CHAR. (R/WTC/SS)
- UART\_WAKEUP\_INT\_RAW This interrupt raw bit turns to high level when the input RXD edge changes more times than what UART\_ACTIVE\_THRESHOLD specifies in Light-sleep mode. (R/WTC/SS)

### Register 18.4. UART INT ST REG (0x0008)

							1058T	16 <sub>91</sub>					JA	N AC TA	A A A A		\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			8/5/8/8/8/5/5/8/	NO WALLAND	10 10 10 10 10 10 10 10 10 10 10 10 10 1	5 000 NO. ST. ST. ST. ST. ST. ST. ST. ST. ST. ST	25 4 5 4 7 4 7 4 7 4 7 4 7 4 7 4 7 4 7 4	るでもなっていると	NO THE PARTY OF TH	さらくい		\$ \$ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	SAN PANA	るいからいかいかいかいかいかいかいかいかいかいかいかいかいかいかいかいかいかいか	NA MANANA	
	31											20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Ī	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

- UART\_RXFIFO\_FULL\_INT is the status bit for UART\_RXFIFO\_FULL\_INT UART\_RXFIFO\_FULL\_INT\_ENA is set to 1. (RO)
- UART\_TXFIFO\_EMPTY\_INT\_ST This is the status bit for UART\_TXFIFO\_EMPTY\_INT when UART\_TXFIFO\_EMPTY\_INT\_ENA is set to 1. (RO)
- UART\_PARITY\_ERR\_INT\_ST This is the status bit for UART\_PARITY\_ERR\_INT UART\_PARITY\_ERR\_INT\_ENA is set to 1. (RO)
- UART\_FRM\_ERR\_INT\_ST This the status UART\_FRM\_ERR\_INT when bit UART\_FRM\_ERR\_INT\_ENA is set to 1. (RO)
- for UART\_RXFIFO\_OVF\_INT\_ST This is the status bit UART\_RXFIFO\_OVF\_INT when UART\_RXFIFO\_OVF\_INT\_ENA is set to 1. (RO)
- bit **UART DSR CHG INT ST** This UART DSR CHG INT is the when UART\_DSR\_CHG\_INT\_ENA is set to 1. (RO)
- UART\_CTS\_CHG\_INT\_ST This is the status UART\_CTS\_CHG\_INT bit when for UART\_CTS\_CHG\_INT\_ENA is set to 1. (RO)
- UART\_BRK\_DET\_INT\_ST This is the status bit for UART\_BRK\_DET\_INT when UART\_BRK\_DET\_INT\_ENA is set to 1. (RO)
- UART\_RXFIFO\_TOUT\_INT\_ST This is the status bit for UART\_RXFIFO\_TOUT\_INT UART\_RXFIFO\_TOUT\_INT\_ENA is set to 1. (RO)
- UART\_SW\_XON\_INT\_ST This bit for UART\_SW\_XON\_INT when status UART\_SW\_XON\_INT\_ENA is set to 1. (RO)
- UART\_SW\_XOFF\_INT\_ST This is the UART\_SW\_XOFF\_INT status bit for when UART\_SW\_XOFF\_INT\_ENA is set to 1. (RO)
- UART\_GLITCH\_DET\_INT\_ST This is the status bit for UART\_GLITCH\_DET\_INT when UART\_GLITCH\_DET\_INT\_ENA is set to 1. (RO)
- UART\_TX\_BRK\_DONE\_INT\_ST This is the status bit for UART\_TX\_BRK\_DONE\_INT when UART\_TX\_BRK\_DONE\_INT\_ENA is set to 1. (RO)


Continued on the next page...

### Register 18.4. UART INT ST REG (0x0008)

### Continued from the previous page...

- UART\_TX\_BRK\_IDLE\_DONE\_INT\_ST This is the status bit for UART\_TX\_BRK\_IDLE\_DONE\_INT when UART TX BRK IDLE DONE INT ENA is set to 1. (RO)
- UART\_TX\_DONE\_INT\_ST This is the status bit for UART\_TX\_DONE\_INT when UART\_TX\_DONE\_INT\_ENA is set to 1. (RO)
- UART\_RS485\_PARITY\_ERR\_INT\_ST This is the status bit for UART\_RS485\_PARITY\_ERR\_INT when UART\_RS485\_PARITY\_INT\_ENA is set to 1. (RO)
- UART\_RS485\_FRM\_ERR\_INT\_ST This is the status bit for UART\_RS485\_FRM\_ERR\_INT when UART\_RS485\_FRM\_ERR\_INT\_ENA is set to 1. (RO)
- UART\_RS485\_CLASH\_INT\_ST This is the status bit for UART\_RS485\_CLASH\_INT when UART\_RS485\_CLASH\_INT\_ENA is set to 1. (RO)
- UART\_AT\_CMD\_CHAR\_DET\_INT\_ST This is the status bit for UART\_AT\_CMD\_CHAR\_DET\_INT when UART\_AT\_CMD\_CHAR\_DET\_INT\_ENA is set to 1. (RO)
- UART WAKEUP INT **UART WAKEUP INT ST** This is the status when UART\_WAKEUP\_INT\_ENA is set to 1. (RO)

# Register 18.5. UART INT ENA REG (0x000C)



**UART\_RXFIFO\_FULL\_INT\_ENA** This is the enable bit for UART\_RXFIFO\_FULL\_INT. (R/W) **UART\_TXFIFO\_EMPTY\_INT\_ENA** This is the enable bit for UART\_TXFIFO\_EMPTY\_INT. (R/W) **UART\_PARITY\_ERR\_INT\_ENA** This is the enable bit for UART\_PARITY\_ERR\_INT. (R/W) **UART\_FRM\_ERR\_INT\_ENA** This is the enable bit for UART\_FRM\_ERR\_INT. (R/W) UART RXFIFO OVF INT ENA This is the enable bit for UART RXFIFO OVF INT. (R/W) **UART\_DSR\_CHG\_INT\_ENA** This is the enable bit for UART\_DSR\_CHG\_INT. (R/W) UART\_CTS\_CHG\_INT\_ENA This is the enable bit for UART\_CTS\_CHG\_INT. (R/W) **UART\_BRK\_DET\_INT\_ENA** This is the enable bit for UART\_BRK\_DET\_INT. (R/W) **UART\_RXFIFO\_TOUT\_INT\_ENA** This is the enable bit for UART\_RXFIFO\_TOUT\_INT. (R/W) **UART\_SW\_XON\_INT\_ENA** This is the enable bit for UART\_SW\_XON\_INT. (R/W) **UART\_SW\_XOFF\_INT\_ENA** This is the enable bit for UART\_SW\_XOFF\_INT. (R/W) **UART\_GLITCH\_DET\_INT\_ENA** This is the enable bit for UART\_GLITCH\_DET\_INT. (R/W) **UART\_TX\_BRK\_DONE\_INT\_ENA** This is the enable bit for UART\_TX\_BRK\_DONE\_INT. (R/W) UART\_TX\_BRK\_IDLE\_DONE\_INT\_ENA This is the enable bit for UART\_TX\_BRK\_IDLE\_DONE\_INT. (R/W)

UART\_TX\_DONE\_INT\_ENA This is the enable bit for UART\_TX\_DONE\_INT. (R/W) Continued on the next page...

# Register 18.5. UART\_INT\_ENA\_REG (0x000C)

Continued from the previous page...

**UART\_RS485\_PARITY\_ERR\_INT\_ENA** This is the enable bit for UART\_RS485\_PARITY\_ERR\_INT. (R/W)


UART\_RS485\_FRM\_ERR\_INT\_ENA This is the enable bit for UART\_RS485\_PARITY\_ERR\_INT. (R/W)

UART\_RS485\_CLASH\_INT\_ENA This is the enable bit for UART\_RS485\_CLASH\_INT. (R/W)

UART\_AT\_CMD\_CHAR\_DET\_INT\_ENA This is the enable bit for UART\_AT\_CMD\_CHAR\_DET\_INT. (R/W)

UART\_WAKEUP\_INT\_ENA This is the enable bit for UART\_WAKEUP\_INT. (R/W)

### Register 18.6. UART INT CLR REG (0x0010)



**UART\_RXFIFO\_FULL\_INT\_CLR** Set this bit to clear UART\_THE RXFIFO\_FULL\_INT\_interrupt. (WT) **UART\_TXFIFO\_EMPTY\_INT\_CLR** Set this bit to clear UART\_TXFIFO\_EMPTY\_INT interrupt. (WT) **UART\_PARITY\_ERR\_INT\_CLR** Set this bit to clear UART\_PARITY\_ERR\_INT interrupt. (WT) UART\_FRM\_ERR\_INT\_CLR Set this bit to clear UART\_FRM\_ERR\_INT interrupt. (WT) UART\_RXFIFO\_OVF\_INT\_CLR Set this bit to clear UART\_UART\_RXFIFO\_OVF\_INT interrupt. (WT) UART DSR CHG INT CLR Set this bit to clear UART DSR CHG INT interrupt. (WT) UART\_CTS\_CHG\_INT\_CLR Set this bit to clear UART\_CTS\_CHG\_INT interrupt. (WT) UART BRK DET INT CLR Set this bit to clear UART BRK DET INT interrupt. (WT) **UART\_RXFIFO\_TOUT\_INT\_CLR** Set this bit to clear UART\_RXFIFO\_TOUT\_INT interrupt. (WT) **UART\_SW\_XON\_INT\_CLR** Set this bit to clear UART\_SW\_XON\_INT interrupt. (WT) UART\_SW\_XOFF\_INT\_CLR Set this bit to clear UART\_SW\_XOFF\_INT interrupt. (WT) UART GLITCH DET INT CLR Set this bit to clear UART GLITCH DET INT interrupt. (WT) UART\_TX\_BRK\_DONE\_INT\_CLR Set this bit to clear UART\_TX\_BRK\_DONE\_INT interrupt. (WT) UART\_TX\_BRK\_IDLE\_DONE\_INT\_CLR Set this bit to clear UART\_TX\_BRK\_IDLE\_DONE\_INT interrupt. (WT)

UART\_TX\_DONE\_INT\_CLR Set this bit to clear UART\_TX\_DONE\_INT interrupt. (WT)

UART RS485 PARITY ERR INT CLR Set this bit to clear UART RS485 PARITY ERR INT interrupt. (WT)

Continued on the next page...

### Register 18.6. UART INT CLR REG (0x0010)

Continued from the previous page...


UART\_RS485\_FRM\_ERR\_INT\_CLR Set this bit to clear UART\_RS485\_FRM\_ERR\_INT interrupt. (WT)

UART\_RS485\_CLASH\_INT\_CLR Set this bit to clear UART\_RS485\_CLASH\_INT interrupt. (WT)

UART\_AT\_CMD\_CHAR\_DET\_INT\_CLR Set this bit to clear UART\_AT\_CMD\_CHAR\_DET\_INT interrupt. (WT)

**UART\_WAKEUP\_INT\_CLR** Set this bit to clear UART\_WAKEUP\_INT interrupt. (WT)


Register 18.7. UART\_CLKDIV\_REG (0x0014)



**UART\_CLKDIV** The integral part of the frequency divisor. (R/W)

**UART\_CLKDIV\_FRAG** The fractional part of the frequency divisor. (R/W)

Register 18.8. UART\_RX\_FILT\_REG (0x0018)



**UART\_GLITCH\_FILT** When input pulse width is lower than this value, the pulse is ignored. (R/W)

**UART\_GLITCH\_FILT\_EN** Set this bit to enable RX signal filter. (R/W)

### Register 18.9. UART CONFO REG (0x0020)

	(less	ned ned	JA	A A A A A A A A A A A A A A A A A A A	THE PARTY OF THE P		A PROCESSION	1000 V	\$ 10 A	A STAN			A SA A	かくなった		A CHANNE	\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$		A ROPE	THE PROPERTY OF THE PROPERTY O	TANKA TANKA	THE PROPERTY OF THE PROPERTY O		けっている	18 9 S	<u>۸</u> / ۵	s of just	AUN JA	ムン	AND PRINT
31		29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	3 2	1	0	
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	3	0	0	Reset

**UART\_PARITY** This bit is used to configure the parity check mode. (R/W)

**UART\_PARITY\_EN** Set this bit to enable UART parity check. (R/W)

**UART\_BIT\_NUM** This field is used to set the length of data. (R/W)

**UART\_STOP\_BIT\_NUM** This field is used to set the length of stop bit. (R/W)

UART\_SW\_RTS This bit is used to configure the software RTS signal which is used in software flow control. (R/W)

UART\_SW\_DTR This bit is used to configure the software DTR signal which is used in software flow control. (R/W)

UART\_TXD\_BRK Set this bit to enable the transmitter to send NULL characters when the process of sending data is done. (R/W)

**UART\_IRDA\_DPLX** Set this bit to enable IrDA loopback mode. (R/W)

**UART\_IRDA\_TX\_EN** This is the start enable bit for IrDA transmitter. (R/W)

UART\_IRDA\_WCTL 0: Set IrDA transmitter's 11th bit to 0; 1: The IrDA transmitter's 11th bit is the same as 10th bit. (R/W)

**UART IRDA TX INV** Set this bit to invert the level of IrDA transmitter. (R/W)

**UART\_IRDA\_RX\_INV** Set this bit to invert the level of IrDA receiver. (R/W)

UART\_LOOPBACK Set this bit to enable UART loopback test mode. (R/W)

UART\_TX\_FLOW\_EN Set this bit to enable flow control function for transmitter. (R/W)

**UART\_IRDA\_EN** Set this bit to enable IrDA protocol. (R/W)

**UART\_RXFIFO\_RST** Set this bit to reset the UART RX FIFO. (R/W)

**UART\_TXFIFO\_RST** Set this bit to reset the UART TX FIFO. (R/W)

**UART\_RXD\_INV** Set this bit to invert the level value of UART RXD signal. (R/W)

**UART\_CTS\_INV** Set this bit to invert the level value of UART CTS signal. (R/W)

**UART\_DSR\_INV** Set this bit to invert the level value of UART DSR signal. (R/W)

Continued on the next page...

### Register 18.9. UART CONFO REG (0x0020)

Continued from the previous page...

**UART\_TXD\_INV** Set this bit to invert the level value of UART TXD signal. (R/W)

**UART\_RTS\_INV** Set this bit to invert the level value of UART RTS signal. (R/W)

**UART\_DTR\_INV** Set this bit to invert the level value of UART DTR signal. (R/W)

**UART\_CLK\_EN** 0: Support clock only when application writes registers; 1: Force clock on for registers. (R/W)

UART\_ERR\_WR\_MASK 0: Receiver stores the data even if the received data is wrong; 1: Receiver stops storing data into FIFO when data is wrong. (R/W)

**UART AUTOBAUD EN** This is the enable bit for baud rate detection. (R/W)

**UART\_MEM\_CLK\_EN** The signal to enable UART RAM clock gating. (R/W)

31 10 0 0 0 0x60 0x60 0 Reset

Register 18.10. UART\_CONF1\_REG (0x0024)

UART\_RXFIFO\_FULL\_THRHD An UART\_RXFIFO\_FULL\_INT interrupt is generated when the receiver receives more data than the value of this field. (R/W)

UART\_TXFIFO\_EMPTY\_THRHD An UART\_TXFIFO\_EMPTY\_INT interrupt is generated when the number of data bytes in TX FIFO is less than the value of this field. (R/W)


**UART DIS RX DAT OVF** Disable UART RX data overflow detection. (R/W)

UART\_RX\_TOUT\_FLOW\_DIS Set this bit to stop accumulating idle\_cnt when hardware flow control works. (R/W)

**UART\_RX\_FLOW\_EN** This is the flow enable bit for UART receiver. (R/W)

**UART RX TOUT EN** This is the enable bit for UART receiver's timeout function. (R/W)

Register 18.11. UART FLOW CONF REG (0x0034)



UART\_SW\_FLOW\_CON\_EN Set this bit to enable software flow control. When UART receives flow control characters XON or XOFF, which can be configured by UART\_XON\_CHAR or UART\_XOFF\_CHAR respectively, UART\_SW\_XON\_INT or UART\_SW\_XOFF\_INT interrupts can be triggered if enabled. (R/W)

**UART\_XONOFF\_DEL** Set this bit to remove flow control characters from the received data. (R/W)


**UART\_FORCE\_XON** Set this bit to force the transmitter to send data. (R/W)

UART\_FORCE\_XOFF Set this bit to stop the transmitter from sending data. (R/W)

UART\_SEND\_XON Set this bit to send an XON character. This bit is cleared by hardware automatically. (R/W/SS/SC)


**UART\_SEND\_XOFF** Set this bit to send XOFF character. This bit is cleared by hardware automatically. (R/W/SS/SC)

Register 18.12. UART\_SLEEP\_CONF\_REG (0x0038)



UART\_ACTIVE\_THRESHOLD UART is activated from the Light-sleep mode when the input RXD edge changes more times than the value of this field. (R/W)


Register 18.13. UART\_SWFC\_CONF0\_REG (0x003C)



**UART\_XOFF\_THRESHOLD** When the number of data bytes in RX FIFO is more than the value of this field with UART\_SW\_FLOW\_CON\_EN set to 1, the transmitter sends a XOFF character. (R/W)

UART\_XOFF\_CHAR This field stores the XOFF flow control character. (R/W)


Register 18.14. UART\_SWFC\_CONF1\_REG (0x0040)




**UART\_XON\_THRESHOLD** When the number of data bytes in RX FIFO is less than the value of this field with UART\_SW\_FLOW\_CON\_EN set to 1, the transmitter sends a XON character. (R/W)

**UART\_XON\_CHAR** This field stores the XON flow control character. (R/W)

Register 18.15. UART\_TXBRK\_CONF\_REG (0x0044)




UART\_TX\_BRK\_NUM This field is used to configure the number of 0 to be sent after the process of sending data is done. It is active when UART\_TXD\_BRK is set to 1. (R/W)



**UART\_RX\_IDLE\_THRHD** A frame end signal is generated when the receiver takes more time to receive one byte data than the value of this field, in the unit of bit time (the time it takes to transfer one bit). (R/W)

**UART\_TX\_IDLE\_NUM** This field is used to configure the duration time between transfers, in the unit of bit time (the time it takes to transfer one bit). (R/W)

Register 18.17. UART\_RS485\_CONF\_REG (0x004C)



UART\_RS485\_EN Set this bit to choose RS485 mode. (R/W)

**UART DLO EN** Set this bit to delay the stop bit by 1 bit. (R/W)

UART\_DL1\_EN Set this bit to delay the stop bit by 1 bit. (R/W)

**UART\_RS485TX\_RX\_EN** Set this bit to enable receiver could receive data when the transmitter is transmitting data in RS485 mode. (R/W)

**UART\_RS485RXBY\_TX\_EN** 1: enable RS485 transmitter to send data when RS485 receiver line is busy. (R/W)

UART\_RS485\_RX\_DLY\_NUM This bit is used to delay the receiver's internal data signal. (R/W)

UART\_RS485\_TX\_DLY\_NUM This field is used to delay the transmitter's internal data signal. (R/W)

# Register 18.18. UART CLK CONF REG (0x0078)

			8		ć.	125 125	0/8/3	1,0 1,0 1,0 1,0	\$ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	\$ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\		C/T/S	NAN	in and the second	, r	72
	4	eserve	ω,	JR	KY K		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			AT JART	9	JART		JART 35	JARTISE	
31			28	27	26	25	24	23	22	21 20	19		12	11 6	5 0	
0	0	0	0	0	0	1	1	0	1	3		0x1		0x0	0x0	Reset

**UART\_SCLK\_DIV\_B** The denominator of the frequency divisor. (R/W)

**UART\_SCLK\_DIV\_A** The numerator of the frequency divisor. (R/W)

**UART\_SCLK\_DIV\_NUM** The integral part of the frequency divisor. (R/W)

UART\_SCLK\_SEL Selects UART clock source. 1: APB\_CLK; 2: FOSC\_CLK; 3: XTAL\_CLK. (R/W)

**UART\_SCLK\_EN** Set this bit to enable UART TX/RX clock. (R/W)

**UART\_RST\_CORE** Write 1 and then write 0 to this bit, to reset UART TX/RX. (R/W)

**UART TX SCLK EN** Set this bit to enable UART TX clock. (R/W)

**UART RX SCLK EN** Set this bit to enable UART RX clock. (R/W)

**UART\_TX\_RST\_CORE** Write 1 and then write 0 to this bit, to reset UART TX. (R/W)

**UART\_RX\_RST\_CORE** Write 1 and then write 0 to this bit, to reset UART RX. (R/W)

Register 18.19. UART\_STATUS\_REG (0x001C)

Š	PR.	THE SALVER		ST ST	(A)	ned			JART	THEO ON		JA	A A A A A A A A A A A A A A A A A A A			.gr. 1	ne <sup>6</sup>	λ	JA	it batho c	<sup>1</sup> 25	
3:	1 3	30	29	28		26	25				16	15	14	13	12		10	9			0	
1		1	1	0	0	0			0			1	1	0	0	0	0		0			Reset

**UART\_RXFIFO\_CNT** Stores the number of valid data bytes in RX FIFO. (RO)

**UART\_DSRN** The bit represents the level of the internal UART DSR signal. (RO)

**UART\_CTSN** The bit represents the level of the internal UART CTS signal. (RO)

**UART\_RXD** The bit represents the level of the internal UART RXD signal. (RO)


**UART\_TXFIFO\_CNT** Stores the number of data bytes in TX FIFO. (RO)

**UART\_DTRN** This bit represents the level of the internal UART DTR signal. (RO)

**UART\_RTSN** This bit represents the level of the internal UART RTS signal. (RO)

**UART\_TXD** This bit represents the level of the internal UART TXD signal. (RO)


# Register 18.20. UART MEM TX STATUS REG (0x0064)



UART\_APB\_TX\_WADDR This field stores the offset address in TX FIFO when software writes TX FIFO via APB. (RO)

UART\_TX\_RADDR This field stores the offset address in TX FIFO when TX FSM reads data via Tx\_FIFO\_Ctrl. (RO)


Register 18.21. UART\_MEM\_RX\_STATUS\_REG (0x0068)



UART\_APB\_RX\_RADDR This field stores the offset address in RX FIFO when software reads data from RX FIFO via APB. UARTO is 0x200. UART1 is 0x280. UART2 is 0x300. (RO)

UART RX WADDR This field stores the offset address in RX FIFO when Rx FIFO Ctrl writes RX FIFO. UARTO is 0x200. UART1 is 0x280. UART2 is 0x300. (RO)


Register 18.22. UART\_FSM\_STATUS\_REG (0x006C)



**UART\_ST\_URX\_OUT** This is the status field of the receiver. (RO)


**UART\_ST\_UTX\_OUT** This is the status field of the transmitter. (RO)

# Register 18.23. UART\_LOWPULSE\_REG (0x0028)




**UART\_LOWPULSE\_MIN\_CNT** This field stores the value of the minimum duration time of the low level pulse, in the unit of APB\_CLK cycles. It is used in baud rate detection. (RO)

Register 18.24. UART\_HIGHPULSE\_REG (0x002C)




**UART\_HIGHPULSE\_MIN\_CNT** This field stores the value of the maximum duration time for the high level pulse, in the unit of APB\_CLK cycles. It is used in baud rate detection. (RO)

Register 18.25. UART\_RXD\_CNT\_REG (0x0030)




**UART\_RXD\_EDGE\_CNT** This field stores the count of RXD edge change. It is used in baud rate detection. (RO)

Register 18.26. UART\_POSPULSE\_REG (0x0070)




UART\_POSEDGE\_MIN\_CNT This field stores the minimal input clock count between two positive edges. It is used in baud rate detection. (RO)

Register 18.27. UART\_NEGPULSE\_REG (0x0074)




UART\_NEGEDGE\_MIN\_CNT This field stores the minimal input clock count between two negative edges. It is used in baud rate detection. (RO)

Register 18.28. UART\_AT\_CMD\_PRECNT\_REG (0x0050)




UART\_PRE\_IDLE\_NUM This field is used to configure the idle duration time before the first AT\_CMD is received by receiver, in the unit of bit time (the time it takes to transfer one bit). (R/W)

Register 18.29. UART AT CMD POSTCNT REG (0x0054)




**UART\_POST\_IDLE\_NUM** This field is used to configure the duration time between the last AT\_CMD and the next data byte, in the unit of bit time (the time it takes to transfer one bit). (R/W)

Register 18.30. UART\_AT\_CMD\_GAPTOUT\_REG (0x0058)



UART\_RX\_GAP\_TOUT This field is used to configure the duration time between the AT\_CMD characters, in the unit of bit time (the time it takes to transfer one bit). (R/W)

Register 18.31. UART\_AT\_CMD\_CHAR\_REG (0x005C)




UART\_AT\_CMD\_CHAR This field is used to configure the content of AT\_CMD character. (R/W)

UART\_CHAR\_NUM This field is used to configure the number of continuous AT\_CMD characters received by receiver. (R/W)

# Register 18.32. UART\_DATE\_REG (0x007C)



**UART\_DATE** This is the version control register. (R/W)



**UART\_ID** This field is used to configure the UART\_ID. (R/W)


UART\_UPDATE\_CTRL This bit is used to control register synchronization mode. 0: After registers are configured, software needs to write 1 to UART\_REG\_UPDATE to synchronize registers; 1: Registers are automatically synchronized into UART Core's clock domain. (R/W)

**UART\_REG\_UPDATE** When this bit is set to 1 by software, registers are synchronized to UART Core's clock domain. This bit is cleared by hardware after synchronization is done. (R/W/SC)

#### 18.7.2 **UHCI Regsiters**

The addresses in this section are relative to UHCI Controller base address provided in Table 1-4 in Chapter 1 System and Memory.

### Register 18.34. UHCI CONFO REG (0x0000)



UHCI TX RST Write 1, then write 0 to this bit to reset decode state machine. (R/W)

UHCI\_RX\_RST Write 1, then write 0 to this bit to reset encode state machine. (R/W)

UHCI\_UARTO\_CE Set this bit to link up UHCI and UARTO. (R/W)

UHCI\_UART1\_CE Set this bit to link up UHCI and UART1. (R/W)

UHCI\_UART2\_CE Set this bit to link up UHCI and UART2. (R/W)

UHCI\_SEPER\_EN Set this bit to separate the data frame using a special character. (R/W)

UHCI\_HEAD\_EN Set this bit to encode the data packet with a formatting header. (R/W)

UHCI CRC REC EN Set this bit to enable UHCl to receive the 16 bit CRC. (R/W)

UHCI\_UART\_IDLE\_EOF\_EN If this bit is set to 1, UHCI will end the payload receiving process when UART has been in idle state. (R/W)

UHCI\_LEN\_EOF\_EN If this bit is set to 1, UHCI decoder stops receiving payload data when the number of received data bytes has reached the specified value. The value is payload length indicated by UHCI packet header when UHCI\_HEAD\_EN is 1 or the value is configuration value when UHCI\_HEAD\_EN is 0. If this bit is set to 0, UHCI decoder stops receiving payload data when 0xc0 has been received. (R/W)

UHCI\_ENCODE\_CRC\_EN Set this bit to enable data integrity check by appending a 16 bit CCITT-CRC to end of the payload. (R/W)

UHCI\_CLK\_EN 0: Support clock only when application writes registers; 1: Force clock on for registers. (R/W)

UHCI\_UART\_RX\_BRK\_EOF\_EN If this bit is set to 1, UHCI will end payload receive process when NULL frame is received by UART. (R/W)

### Register 18.35. UHCI CONF1 REG (0x0018)

												y &	ight of the second	<i>&gt;</i>										JIX	S'(C)	15 W W W W W W W W W W W W W W W W W W W	A SOLIN		AR PARTY	10 / S	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1		A CHANGE OF THE PERSON OF THE
3:	1																						9	8	7	6	5	4	3	2	1	0	
0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	1	Reset


- UHCI\_CHECK\_SUM\_EN This is the enable bit to check header checksum when UHCI receives a data packet. (R/W)
- UHCI\_CHECK\_SEQ\_EN This is the enable bit to check sequence number when UHCI receives a data packet. (R/W)
- UHCI\_CRC\_DISABLE Set this bit to support CRC calculation. Data Integrity Check Present bit in UHCI packet frame should be 1. (R/W)
- UHCI\_SAVE\_HEAD Set this bit to save the packet header when UHCl receives a data packet. (R/W)
- UHCI\_TX\_CHECK\_SUM\_RE Set this bit to encode the data packet with a checksum. (R/W)
- UHCI\_TX\_ACK\_NUM\_RE Set this bit to encode the data packet with an acknowledgment when a reliable packet is to be transmitted. (R/W)
- UHCI\_WAIT\_SW\_START The UHCI encoder will jump to ST\_SW\_WAIT status if this bit is set to 1. (R/W)
- UHCI\_SW\_START If current UHCI\_ENCODE\_STATE is ST\_SW\_WAIT, the UHCI will start to send data packet out when this bit is set to 1. (R/W/SC)

# Register 18.36. UHCI\_ESCAPE\_CONF\_REG (0x0024)

											,	(psd)	<sub>10</sub> 01											JH.	oly Oly	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	10000000000000000000000000000000000000	からかってい	からなっている	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0, +,4, \$,6,6,6, \$,4,6,6,4
31																							8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	1	Reset

- UHCI\_TX\_C0\_ESC\_EN Set this bit to to decode character 0xc0 when DMA receives data. (R/W)
- UHCI\_TX\_DB\_ESC\_EN Set this bit to to decode character 0xdb when DMA receives data. (R/W)
- UHCI\_TX\_11\_ESC\_EN Set this bit to to decode flow control character 0x11 when DMA receives data. (R/W)
- UHCI TX 13 ESC EN Set this bit to to decode flow control character 0x13 when DMA receives data. (R/W)
- UHCI\_RX\_C0\_ESC\_EN Set this bit to replace 0xc0 by special characters when DMA sends data. (R/W)
- UHCI\_RX\_DB\_ESC\_EN Set this bit to replace 0xdb by special characters when DMA sends data.
- UHCI\_RX\_11\_ESC\_EN Set this bit to replace flow control characters 0x11 by special char when DMA sends data. (R/W)
- UHCI\_RX\_13\_ESC\_EN Set this bit to replace flow control characters 0x13 by special char when DMA sends data. (R/W)

0



### Register 18.37. UHCI HUNG CONF REG (0x0028)

UHCI TXFIFO TIMEOUT This field stores the timeout value. UHCI will produce the UHCI\_TX\_HUNG\_INT interrupt when DMA takes more time to receive data. (R/W)

UHCI\_TXFIFO\_TIMEOUT\_SHIFT This field is used to configure the maximum tick count. (R/W)

0x10


0

UHCI\_TXFIFO\_TIMEOUT\_ENA This is the enable bit for Tx-FIFO receive-data timeout. (R/W)

UHCI\_RXFIFO\_TIMEOUT This field stores the timeout value. UHCI will produce the UHCI\_RX\_HUNG\_INT interrupt when DMA takes more time to read data from RAM. (R/W)

UHCI\_RXFIFO\_TIMEOUT\_SHIFT This field is used to configure the maximum tick count. (R/W) UHCI\_RXFIFO\_TIMEOUT\_ENA This is the enable bit for DMA send-data timeout. (R/W)

Register 18.38. UHCI\_ACK\_NUM\_REG (0x002C)




UHCI ACK NUM This is the ACK number used in software flow control. (R/W)

UHCI ACK NUM LOAD Set this bit to 1, and the value configured by UHCI ACK NUM would be loaded. (WT)

0x10

Reset




UHCI\_SINGLE\_SEND\_NUM This field is used to specify single\_send mode. (R/W)
UHCI\_SINGLE\_SEND\_EN Set this bit to enable single\_send mode to send short packet. (R/W/SC)
UHCI\_ALWAYS\_SEND\_NUM This field is used to specify always\_send mode. (R/W)
UHCI\_ALWAYS\_SEND\_EN Set this bit to enable always\_send mode to send short packet. (R/W)

Register 18.40. UHCI\_REG\_Q0\_WORD0\_REG (0x0038)



**UHCI\_SEND\_Q0\_WORD0** This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

Register 18.41. UHCI\_REG\_Q0\_WORD1\_REG (0x003C)




UHCI\_SEND\_Q0\_WORD1 This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

# Register 18.42. UHCI\_REG\_Q1\_WORD0\_REG (0x0040)




UHCI\_SEND\_Q1\_WORD0 This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

Register 18.43. UHCI\_REG\_Q1\_WORD1\_REG (0x0044)



UHCI\_SEND\_Q1\_WORD1 This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

Register 18.44. UHCI\_REG\_Q2\_WORD0\_REG (0x0048)




UHCI\_SEND\_Q2\_WORD0 This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

# Register 18.45. UHCI\_REG\_Q2\_WORD1\_REG (0x004C)




UHCI\_SEND\_Q2\_WORD1 This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

Register 18.46. UHCI\_REG\_Q3\_WORD0\_REG (0x0050)




UHCI\_SEND\_Q3\_WORD0 This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

Register 18.47. UHCI\_REG\_Q3\_WORD1\_REG (0x0054)



UHCI\_SEND\_Q3\_WORD1 This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

# Register 18.48. UHCI\_REG\_Q4\_WORD0\_REG (0x0058)




UHCI\_SEND\_Q4\_WORD0 This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

Register 18.49. UHCI\_REG\_Q4\_WORD1\_REG (0x005C)




UHCI\_SEND\_Q4\_WORD1 This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

Register 18.50. UHCI\_REG\_Q5\_WORD0\_REG (0x0060)




UHCI\_SEND\_Q5\_WORD0 This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

# Register 18.51. UHCI\_REG\_Q5\_WORD1\_REG (0x0064)




UHCI\_SEND\_Q5\_WORD1 This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

Register 18.52. UHCI\_REG\_Q6\_WORD0\_REG (0x0068)




UHCI\_SEND\_Q6\_WORD0 This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

Register 18.53. UHCI\_REG\_Q6\_WORD1\_REG (0x006C)




UHCI\_SEND\_Q6\_WORD1 This register is used as a quick\_sent register when mode is specified by UHCI\_ALWAYS\_SEND\_NUM or UHCI\_SINGLE\_SEND\_NUM. (R/W)

Register 18.54. UHCI ESC CONFO REG (0x0070)




- UHCI\_SEPER\_CHAR This field is used to define separators to encode data packets. The default value is 0xC0. (R/W)
- **UHCI\_SEPER\_ESC\_CHAR0** This field is used to define the first character of SLIP escape sequence. The default value is 0xDB. (R/W)
- UHCI\_SEPER\_ESC\_CHAR1 This field is used to define the second character of SLIP escape sequence. The default value is 0xDC. (R/W)

Register 18.55. UHCI\_ESC\_CONF1\_REG (0x0074)




- UHCI\_ESC\_SEQ0 This register is used to define a character that need to be encoded. The default value is 0xDB that used as the first character of SLIP escape sequence. (R/W)
- **UHCI\_ESC\_SEQ0\_CHAR0** This register is used to define the first character of SLIP escape sequence. The default value is 0xDB. (R/W)
- UHCI\_ESC\_SEQ0\_CHAR1 This register is used to define the second character of SLIP escape sequence. The default value is 0xDD. (R/W)

Register 18.56. UHCI ESC CONF2 REG (0x0078)




- UHCI\_ESC\_SEQ1 This register is used to define a character that need to be encoded. The default value is 0x11 that used as flow control character. (R/W)
- **UHCI\_ESC\_SEQ1\_CHAR0** This register is used to define the first character of SLIP escape sequence. The default value is 0xDB. (R/W)
- UHCI ESC SEQ1 CHAR1 This register is used to define the second character of SLIP escape sequence. The default value is 0xDE. (R/W)

Register 18.57. UHCI\_ESC\_CONF3\_REG (0x007C)



- UHCI\_ESC\_SEQ2 This register is used to define a character that need to be decoded. The default value is 0x13 that used as flow control character. (R/W)
- **UHCI\_ESC\_SEQ2\_CHAR0** This register is used to define the first character of SLIP escape sequence. The default value is 0xDB. (R/W)
- UHCI\_ESC\_SEQ2\_CHAR1 This register is used to define the second character of SLIP escape sequence. The default value is 0xDF. (R/W)

Register 18.58. UHCI\_PKT\_THRES\_REG (0x0080)



UHCI\_PKT\_THRS This field is used to configure the maximum value of the packet length when UHCI\_HEAD\_EN is 0. (R/W)



### Register 18.59. UHCI INT RAW REG (0x0004)

												y de	ano <sup>č</sup>	)										JK	PROTEIN PROTEI	\$\\ \$\\ \$\\ \$\\						ないがらなってい	
3	31																						9	8	7	6	5	4	3	2	1	0	]
(	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset


- UHCI\_RX\_START\_INT\_RAW This is the interrupt raw bit for UHCI\_RX\_START\_INT interrupt. The interrupt is triggered when a separator character has been sent. (R/WTC/SS)
- UHCI\_TX\_START\_INT\_RAW This is the interrupt raw bit for UHCI\_TX\_START\_INT interrupt. The interrupt is triggered when UHCl detects a separator character. (R/WTC/SS)
- UHCI\_RX\_HUNG\_INT\_RAW This is the interrupt raw bit for UHCI\_RX\_HUNG\_INT interrupt. The interrupt is triggered when UHCI takes more time to receive data than configure value. (R/WTC/SS)
- UHCI\_TX\_HUNG\_INT\_RAW This is the interrupt raw bit for UHCI\_TX\_HUNG\_INT interrupt. The interrupt is triggered when UHCI takes more time to read data from RAM than the configured value. (R/WTC/SS)
- UHCI\_SEND\_S\_REG\_Q\_INT\_RAW This is the interrupt raw bit for UHCI\_SEND\_S\_REG\_Q\_INT interrupt. The interrupt is triggered when UHCI has sent out a short packet using single\_send mode. (R/WTC/SS)
- UHCI\_SEND\_A\_REG\_Q\_INT\_RAW This is the interrupt raw bit for UHCI\_SEND\_A\_REG\_Q\_INT interrupt. The interrupt is triggered when UHCI has sent out a short packet using always\_send mode. (R/WTC/SS)
- UHCI\_OUT\_EOF\_INT\_RAW This is the interrupt raw bit for UHCI\_OUT\_EOF\_INT interrupt. The interrupt is triggered when there are some errors in EOF in the transmit descriptors. (R/WTC/SS)
- UHCI\_APP\_CTRL0\_INT\_RAW This is the interrupt raw bit for UHCI\_APP\_CTRL0\_INT interrupt. The interrupt is triggered when UHCI\_APP\_CTRL0\_IN\_SET is set. (R/W)
- UHCI APP CTRL1 INT RAW This is the interrupt raw bit for UHCI APP CTRL1 INT interrupt. The interrupt is triggered when UHCI\_APP\_CTRL1\_IN\_SET is set. (R/W)

### Register 18.60. UHCI INT ST REG (0x0008)

											ے	greek	<i>&gt;</i>											RA W. C	5 8 8 8 8	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\				からかんない	ることのうなかった	
											Res	,0											71/2	JY	3	3/1	3	. W.	J.	S. W.	, W	€
31																						9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

- UHCI\_RX\_START\_INT\_ST This is the masked interrupt bit for UHCI\_RX\_START\_INT interrupt when UHCI\_RX\_START\_INT\_ENA is set to 1. (RO)
- UHCI\_TX\_START\_INT\_ST This is the masked interrupt bit for UHCI\_TX\_START\_INT interrupt when UHCI\_TX\_START\_INT\_ENA is set to 1. (RO)
- UHCI\_RX\_HUNG\_INT\_ST This is the masked interrupt bit for UHCI\_RX\_HUNG\_INT interrupt when UHCI\_RX\_HUNG\_INT\_ENA is set to 1. (RO)
- UHCI\_TX\_HUNG\_INT\_ST This is the masked interrupt bit for UHCI\_TX\_HUNG\_INT interrupt when UHCI\_TX\_HUNG\_INT\_ENA is set to 1. (RO)
- UHCI\_SEND\_S\_REG\_Q\_INT\_ST This is the masked interrupt bit for UHCI\_SEND\_S\_REQ\_Q\_INT interrupt when UHCI\_SEND\_S\_REQ\_Q\_INT\_ENA is set to 1. (RO)
- UHCI\_SEND\_A\_REG\_Q\_INT\_ST This is the masked interrupt bit for UHCI\_SEND\_A\_REQ\_Q\_INT interrupt when UHCI\_SEND\_A\_REQ\_Q\_INT\_ENA is set to 1. (RO)
- UHCI OUTLINK EOF ERR INT ST This the masked interrupt bit for UHCI\_OUTLINK\_EOF\_ERR\_INT interrupt when UHCI\_OUTLINK\_EOF\_ERR\_INT\_ENA is set to 1. (RO)
- UHCI\_APP\_CTRL0\_INT\_ST This is the masked interrupt bit for UHCI\_APP\_CTRL0\_INT interrupt when UHCI\_APP\_CTRL0\_INT\_ENA is set to 1. (RO)
- UHCI\_APP\_CTRL1\_INT\_ST This is the masked interrupt bit for UHCI\_APP\_CTRL1\_INT interrupt when UHCI\_APP\_CTRL1\_INT\_ENA is set to 1. (RO)

### Register 18.61. UHCI INT ENA REG (0x000C)



UHCI\_RX\_START\_INT\_ENA This is the interrupt enable bit for UHCI\_RX\_START\_INT interrupt. (R/W)

UHCI\_TX\_START\_INT\_ENA This is the interrupt enable bit for UHCI\_TX\_START\_INT interrupt. (R/W)

UHCI\_RX\_HUNG\_INT\_ENA This is the interrupt enable bit for UHCI\_RX\_HUNG\_INT interrupt. (R/W)

UHCI\_TX\_HUNG\_INT\_ENA This is the interrupt enable bit for UHCI\_TX\_HUNG\_INT interrupt. (R/W)

UHCI\_SEND\_S\_REG\_Q\_INT\_ENA This is the interrupt enable bit for UHCI\_SEND\_S\_REQ\_Q\_INT interrupt. (R/W)


UHCI\_SEND\_A\_REG\_Q\_INT\_ENA This is the interrupt enable bit for UHCI\_SEND\_A\_REQ\_Q\_INT interrupt. (R/W)

UHCI OUTLINK EOF ERR INT ENA This interrupt enable bit for UHCI\_OUTLINK\_EOF\_ERR\_INT interrupt. (R/W)

UHCI\_APP\_CTRL0\_INT\_ENA This is the interrupt enable bit for UHCI\_APP\_CTRL0\_INT interrupt. (R/W)

UHCI\_APP\_CTRL1\_INT\_ENA This is the interrupt enable bit for UHCI\_APP\_CTRL1\_INT interrupt. (R/W)

### Register 18.62. UHCI INT CLR REG (0x0010)



UHCI\_RX\_START\_INT\_CLR Set this bit to clear UHCI\_RX\_START\_INT interrupt. (WT)

UHCI\_TX\_START\_INT\_CLR Set this bit to clear UHCI\_TX\_START\_INT interrupt. (WT)

UHCI\_RX\_HUNG\_INT\_CLR Set this bit to clear UHCI\_RX\_HUNG\_INT interrupt. (WT)

UHCI\_TX\_HUNG\_INT\_CLR Set this bit to clear UHCI\_TX\_HUNG\_INT interrupt. (WT)

UHCI\_SEND\_S\_REG\_Q\_INT\_CLR Set this bit to clear UHCI\_SEND\_S\_REQ\_Q\_INT interrupt. (WT)


UHCI\_SEND\_A\_REG\_Q\_INT\_CLR Set this bit to clear UHCI\_SEND\_A\_REQ\_Q\_INT interrupt. (WT)

UHCI\_OUTLINK\_EOF\_ERR\_INT\_CLR Set this bit to clear UHCI\_OUTLINK\_EOF\_ERR\_INT interrupt. (WT)

UHCI\_APP\_CTRL0\_INT\_CLR Set this bit to clear UHCI\_APP\_CTRL0\_INT interrupt. (WT)

UHCI\_APP\_CTRL1\_INT\_CLR Set this bit to clear UHCI\_APP\_CTRL1\_INT interrupt. (WT)


Register 18.63. UHCI\_APP\_INT\_SET\_REG (0x0014)



UHCI\_APP\_CTRL0\_INT\_SET This bit is software interrupt trigger source of UHCI\_APP\_CTRL0\_INT.

UHCI\_APP\_CTRL1\_INT\_SET This bit is software interrupt trigger source of UHCI\_APP\_CTRL1\_INT. (WT)


Register 18.64. UHCI\_STATE0\_REG (0x001C)



UHCI\_RX\_ERR\_CAUSE This field indicates the error type when DMA has received a packet with error. 3'b001: Checksum error in the HCl packet. 3'b010: Sequence number error in the HCl packet. 3'b011: CRC bit error in the HCl packet. 3'b100: 0xc0 is found but received HCl packet is not end. 3'b101: 0xc0 is not found when the HCl packet has been received. 3'b110: CRC check error. (RO)

UHCI\_DECODE\_STATE UHCI decoder status. (RO)

Register 18.65. UHCI\_STATE1\_REG (0x0020)



UHCI\_ENCODE\_STATE UHCI encoder status. (RO)

Register 18.66. UHCI\_RX\_HEAD\_REG (0x0030)



UHCI\_RX\_HEAD This register stores the header of the current received packet. (RO)

# Register 18.67. UHCI\_DATE\_REG (0x0084)

31 0x2010090 Reset

UHCI\_DATE This is the version control register. (R/W)

# Two-wire Automotive Interface (TWAI®)

#### Overview 19.1

The Two-wire Automotive Interface (TWAI)® is a multi-master, multi-cast communication protocol with error detection and signaling and inbuilt message priorities and arbitration. The TWAI protocol is suited for automotive and industrial applications (see Section 19.3 for more details).

ESP32-S3 contains a TWAI controller that can be connected to a TWAI bus via an external transceiver. The TWAI controller contains numerous advanced features, and can be utilized in a wide range of use cases such as automotive products, industrial automation controls, building automation etc.

#### 19.2 **Features**

ESP32-S3 TWAI controller supports the following features:

- Compatible with ISO 11898-1 protocol (CAN Specification 2.0)
- Supports Standard Frame Format (11-bit ID) and Extended Frame Format (29-bit ID)
- Bit rates from 1 Kbit/s to 1 Mbit/s
- Multiple modes of operation
  - Normal
  - Listen-only (no influence on bus)
  - Self-test (no acknowledgment required during data transmission)
- 64-byte Receive FIFO
- Special transmissions
  - Single-shot transmissions (does not automatically re-transmit upon error)
  - Self Reception (the TWAI controller transmits and receives messages simultaneously)
- Acceptance Filter (supports single and dual filter modes)
- Error detection and handling
  - Error Counters
  - Configurable Error Warning Limit
  - Error Code Capture
  - Arbitration Lost Capture

#### 19.3 **Functional Protocol**

#### 19.3.1 TWAI Properties

The TWAI protocol connects two or more nodes in a bus network, and allows nodes to exchange messages in a latency bounded manner. A TWAI bus has the following properties.

**Single Channel and Non-Return-to-Zero:** The bus consists of a single channel to carry bits, thus communication is half-duplex. Synchronization is also implemented in this channel, so extra channels (e.g., clock or enable) are not required. The bit stream of a TWAI message is encoded using the Non-Return-to-Zero (NRZ) method.

**Bit Values:** The single channel can either be in a dominant or recessive state, representing a logical 0 and a logical 1 respectively. A node transmitting data in a dominant state will always override another node transmitting data in a recessive state. The physical implementation on the bus is left to the application level to decide (e.g., differential pair or a single wire).

**Bit Stuffing:** Certain fields of TWAI messages are bit-stuffed. A transmitter that transmits five consecutive bits of the same value should automatically insert a complementary bit. Likewise, a receiver that receives five consecutive bits should treat the next bit as a stuffed bit. Bit stuffing is applied to the following fields: SOF, arbitration field, control field, data field, and CRC sequence (see Section 19.3.2 for more details).

**Multi-cast:** All nodes receive the same bits as they are connected to the same bus. Data is consistent across all nodes unless there is a bus error (see Section 19.3.3 for more details).

**Multi-master:** Any node can initiate a transmission. If a transmission is already ongoing, a node will wait until the current transmission is over before beginning its own transmission.

**Message Priorities and Arbitration:** If two or more nodes simultaneously initiate a transmission, the TWAI protocol ensures that one node will win arbitration of the bus. The arbitration field of the message transmitted by each node is used to determine which node will win arbitration.

**Error Detection and Signaling:** Each node will actively monitor the bus for errors, and signal the detection errors by transmitting an error frame.

**Fault Confinement:** Each node will maintain a set of error counts that are incremented/decremented according to a set of rules. When the error counts surpass a certain threshold, a node will automatically eliminate itself from the network by switching itself off.

**Configurable Bit Rate:** The bit rate for a single TWAI bus is configurable. However, all nodes within the same bus must operate at the same bit rate.

Transmitters and Receivers: At any point in time, a TWAI node can either be a transmitter or a receiver.

- A node originating a message is a transmitter. The node remains a transmitter until the bus is idle or until the node loses arbitration. Note that multiple nodes can be transmitters if they have yet to lose arbitration.
- All nodes that are not transmitters are receivers.

# 19.3.2 TWAI Messages

TWAI nodes use messages to transmit data, and signal errors to other nodes. Messages are split into various frame types, and some frame types will have different frame formats.

The TWAI protocol has of the following frame types:

- Data frames
- · Remote frames
- Error frames
- Overload frames

• Interframe space

The TWAI protocol has the following frame formats:

- Standard Frame Format (SFF) that consists of a 11-bit identifier
- Extended Frame Format (EFF) that consists of a 29-bit identifier

# 19.3.2.1 Data Frames and Remote Frames

Data frames are used by nodes to send data to other nodes, and can have a payload of 0 to 8 data bytes. Remote frames are used for nodes to request a data frame with the same identifier from another node, thus they do not contain any data bytes. However, data frames and remote frames share many common fields. Figure 19-1 illustrates the fields and sub-fields of different frames and formats.




Figure 19-1. Bit Fields in Data Frames and Remote Frames

### **Arbitration Field**

When two or more nodes transmits a data or remote frame simultaneously, the arbitration field is used to determine which node will win arbitration of the bus. During the arbitration field, if a node transmits a recessive bit while observes a dominant bit, this indicates that another node has overridden its recessive bit. Therefore, the node transmitting the recessive bit has lost arbitration of the bus and should immediately switch to be a receiver.

The arbitration field primarily consists of the frame identifier that is transmitted from the most significant bit first. Given that a dominant bit represents a logical 0, and a recessive bit represents a logical 1:

A frame with the smallest ID value will always win arbitration.

- Given the same ID and format, data frames will always prevail over remote frames.
- Given the same first 11 bits of ID, a Standard Format Data Frame will prevail over an Extended Format Data Frame due to the SRR being recessive.

#### **Control Field**

The control field primarily consists of the DLC (Data Length Code) which indicates the number of payload data bytes for a data frame, or the number of requested data bytes for a remote frame. The DLC is transmitted from the most significant bit first.

### **Data Field**

The data field contains the actual payload data bytes of a data frame. Remote frames do not contain a data field.

# **CRC Field**

The CRC field primarily consists of a CRC sequence. The CRC sequence is a 15-bit cyclic redundancy code calculated form the de-stuffed contents (everything from the SOF to the end of the data field) of a data or remote frame.

#### **ACK Field**

The ACK field primarily consists of an ACK Slot and an ACK Delim. The ACK field is mainly intended for the receiver to indicate to a transmitter that it has received an effective message.

Table 19-1. Data Frames and Remote Frames in SFF and EFF

Data/Remote Frames	Description
SOF	The SOF (Start of Frame) is a single dominant bit used to synchronize nodes on
	the bus.
Base ID	The Base ID (ID.28 to ID.18) is the 11-bit identifier for SFF, or the first 11-bits of
	the 29-bit identifier for EFF.
RTR	The RTR (Remote Transmission Request) bit indicates whether the message is a
	data frame (dominant) or a remote frame (recessive). This means that a remote
	frame will always lose arbitration to a data frame given they have the same ID.
SRR	The SRR (Substitute Remote Request) bit is transmitted in EFF to substitute for
	the RTR bit at the same position in SFF.
IDE	The IDE (Identifier Extension) bit indicates whether the message is SFF (dominant)
	or EFF (recessive). This means that a SFF frame will always win arbitration over
	an EFF frame given they have the same Base ID.
Extd ID	The Extended ID (ID.17 to ID.0) is the remaining 18-bits of the 29-bit identifier for
	EFF.
r1	The r1 bit (reserved bit 1) is always dominant.
rO	The r0 bit (reserved bit 0) is always dominant.
DLC	The DLC (Data Length Code) is 4-bit long and should contain any value from 0
	to 8. Data frames use the DLC to indicate the number of data bytes in the data
	frame. Remote frames used the DLC to indicate the number of data bytes to
	request from another node.
Data Bytes	The data payload of data frames. The number of bytes should match the value
	of DLC. Data byte 0 is transmitted first, and each data byte is transmitted from
	the most significant bit first.

Data/Remote Frames	Description					
CRC Sequence	The CRC sequence is a 15-bit cyclic redundancy code.					
CRC Delim	The CRC Delim (CRC Delimiter) is a single recessive bit that follows the CRC					
	sequence.					
ACK Slot	The ACK Slot (Acknowledgment Slot) is intended for receiver nodes to indicate					
	that the data or remote frame was received without an issue. The transmitter					
	node will send a recessive bit in the ACK Slot and receiver nodes should override					
	the ACK Slot with a dominant bit if the frame was received without errors.					
ACK Delim	The ACK Delim (Acknowledgment Delimiter) is a single recessive bit.					
EOF	The EOF (End of Frame) marks the end of a data or remote frame, and consists					
	of seven recessive bits.					

## 19.3.2.2 Error and Overload Frames

#### **Error Frames**

Error frames are transmitted when a node detects a bus error. Error frames notably consist of an Error Flag which is made up of 6 consecutive bits of the same value, thus violating the bit-stuffing rule. Therefore, when a particular node detects a bus error and transmits an error frame, all other nodes will then detect a stuff error and transmit their own error frames in response. This has the effect of propagating the detection of a bus error across all nodes on the bus.

When a node detects a bus error, it will transmit an error frame starting from the next bit. However, if the type of bus error was a CRC error, then the error frame will start at the bit following the ACK Delim (see Section 19.3.3 for more details). The following Figure 19-2 shows different fields of an error frame:



Figure 19-2. Fields of an Error Frame

Table 19-2. Error Frame

Error Frame	Description
Error Flag	The Error Flag has two forms, the Active Error Flag consisting of 6 domi-
	nant bits and the Passive Error Flag consisting of 6 recessive bits (unless
	overridden by dominant bits of other nodes). Active Error Flags are sent
	by error active nodes, whilst Passive Error Flags are sent by error passive
	nodes.
Error Flag Superposition	The Error Flag Superposition field meant to allow for other nodes on the
	bus to transmit their respective Active Error Flags. The superposition field
	can range from 0 to 6 bits, and ends when the first recessive bit is detected
	(i.e., the first it of the Delimiter).
Error Delimeter	The Delimiter field marks the end of the error/overload frame, and consists
	of 8 recessive bits.

#### **Overload Frames**

An overload frame has the same bit fields as an error frame containing an Active Error Flag. The key difference is in the conditions that can trigger the transmission of an overload frame. Figure 19-3 below shows the bit fields of an overload frame.




Figure 19-3. Fields of an Overload Frame

Table 19-3, Overload Frame

Overload Flag	Description
Overload Flag	Consists of 6 dominant bits. Same as an Active Error Flag.
Overload Flag Superposition	Allows for the superposition of Overload Flags from other nodes, similar to an
	Error Flag Superposition.
Overload Delimiter	Consists of 8 recessive bits. Same as an Error Delimiter.

Overload frames will be transmitted under the following conditions:

- 1. A receiver requires a delay of the next data or remote frame.
- 2. A dominant bit is detected at the first and second bit of intermission.
- 3. A dominant bit is detected at the eighth (last) bit of an Error Delimiter. Note that in this case, TEC and REC will not be incremented (see Section 19.3.3 for more details).

Transmitting an overload frame due to one of the conditions must also satisfy the following rules:

- Transmitting an overload frame due to condition 1 must only be started at the first bit of intermission.
- Transmitting an overload frame due to condition 2 and 3 must start one bit after the detecting the dominant bit of the condition.
- A maximum of two overload frames may be generated in order to delay the next data or remote frame.

## 19.3.2.3 Interframe Space

The Interframe Space acts as a separator between frames. Data frames and remote frames must be separated from preceding frames by an Interframe Space, regardless of the preceding frame's type (data frame, remote frame, error frame, overload frame). However, error frames and overload frames do not need to be separated from preceding frames.

Figure 19-4 shows the fields within an Interframe Space:

Table 19-4. Interframe Space

Interframe Space	Description
Intermission	The Intermission consists of 3 recessive bits.

Interframe Space	Description					
Suspend Transmission	An Error Passive node that has just transmitted a message must include					
	a Suspend Transmission field. This field consists of 8 recessive bits. Error					
	Active nodes should not include this field.					
Bus Idle	The Bus Idle field is of arbitrary length. Bus Idle ends when an SOF is					
	transmitted. If a node has a pending transmission, the SOF should be					
	transmitted at the first bit following Intermission.					

#### 19.3.3 TWAI Errors

## 19.3.3.1 Error Types

Bus Errors in TWAI are categorized into one of the following types:

#### Bit Error

A Bit Error occurs when a node transmits a bit value (i.e., dominant or recessive) but the opposite bit is detected (e.g., a dominant bit is transmitted but a recessive is detected). However, if the transmitted bit is recessive and is located in the Arbitration Field or ACK Slot or Passive Error Flag, then detecting a dominant bit will not be considered a Bit Error.

#### Stuff Error

A stuff error is detected when 6 consecutive bits of the same value are detected (thus violating the bit-stuffing encoding rules).

#### **CRC Error**

A receiver of a data or remote frame will calculate a CRC based on the bits it has received. A CRC error occurs when the CRC calculated by the receiver does not match the CRC sequence in the received data or remote Frame.

## **Format Error**

A Format Error is detected when a fixed-form bit field of a message contains an illegal bit. For example, the r1 and r0 fields must be dominant.

## **ACK Error**

An ACK Error occurs when a transmitter does not detect a dominant bit at the ACK Slot.

#### 19.3.3.2 **Error States**

TWAI nodes implement fault confinement by each maintaining two error counters, where the counter values determine the error state. The two error counters are known as the Transmit Error Counter (TEC) and Receive Error Counter (REC). TWAI has the following error states.

#### **Error Active**

An Error Active node is able to participate in bus communication and transmit an Active Error Flag when it detects an error.

#### **Error Passive**

An Error Passive node is able to participate in bus communication, but can only transmit an Passive Error Flag when it detects an error. Error Passive nodes that have transmitted a data or remote frame must also include the Suspend Transmission field in the subsequent Interframe Space.




Figure 19-4. The Fields within an Interframe Space

#### **Bus Off**

A Bus Off node is not permitted to influence the bus in any way (i.e., is not allowed to transmit anything).

### 19.3.3.3 Error Counters

The TEC and REC are incremented/decremented according to the following rules. Note that more than one rule can apply for a given message transfer.

- 1. When a receiver detects an error, the REC is increased by 1, except when the detected error was a Bit Error during the transmission of an Active Error Flag or an Overload Flag.
- 2. When a receiver detects a dominant bit as the first bit after sending an Error Flag, the REC is increased by 8.
- 3. When a transmitter sends an Error Flag, the TEC is increased by 8. However, the following scenarios are exempt from this rule:
  - If a transmitter is Error Passive that detects an Acknowledgment Error due to not detecting a dominant bit in the ACK Slot, it should send a Passive Error Flag. If no dominant bit is detected in that Passive Error Flag, the TEC should not be increased.
  - A transmitter transmits an Error Flag due to a Stuff Error during Arbitration. If the offending bit should have been recessive but was monitored as dominant, then the TEC should not be increased.
- 4. If a transmitter detects a Bit Error whilst sending an Active Error Flag or Overload Flag, the TEC is increased
- 5. If a receiver detects a Bit Error while sending an Active Error Flag or Overload Flag, the REC is increased by 8.
- 6. A node can tolerate up to 7 consecutive dominant bits after sending an Active/Passive Error Flag, or Overload Flag. After detecting the 14th consecutive dominant bit (when sending an Active Error Flag or Overload Flag), or the 8th consecutive dominant bit following a Passive Error Flag, a transmitter will increase its TEC by 8 and a receiver will increase its REC by 8. Every additional eight consecutive dominant bits will also increase the TEC (for transmitters) or REC (for receivers) by 8 as well.
- When a transmitter successfully transmits a message (getting ACK and no errors until the EOF is complete), the TEC is decremented by 1, unless the TEC is already at 0.
- 8. When a receiver successfully receives a message (no errors before ACK Slot, and successful sending of ACK), the REC is decremented.
  - If the REC was between 1 and 127, the REC is decremented by 1.
  - If the REC was greater than 127, the REC is set to 127.
  - If the REC was 0, the REC remains 0.

- 9. A node becomes Error Passive when its TEC and/or REC is greater than or equal to 128. The error condition that causes a node to become Error Passive will cause the node to send an Active Error Flag. Note that once the REC has reached to 128, any further increases to its value are invalid until the REC returns to a value less than 128.
- 10. A node becomes Bus Off when its TEC is greater than or equal to 256.
- 11. An Error Passive node becomes Error Active when both the TEC and REC are less than or equal to 127.
- 12. A Bus Off node can become Error Active (with both its TEC and REC reset to 0) after it monitors 128 occurrences of 11 consecutive recessive bits on the bus.

## 19.3.4 TWAI Bit Timing

## 19.3.4.1 Nominal Bit

The TWAI protocol allows a TWAI bus to operate at a particular bit rate. However, all nodes within a TWAI bus must operate at the same bit rate.

- The Nominal Bit Rate is defined as the number of bits transmitted per second from an ideal transmitter and without any synchronization.
- The Nominal Bit Time is defined as 1/Nominal Bit Rate.

A single Nominal Bit Time is divided into multiple segments, and each segment is made up of multiple Time Quanta. A **Time Quantum** is a fixed unit of time, and is implemented as some form of prescaled clock signal in each node. Figure 19-5 illustrates the segments within a single Nominal Bit Time.

TWAI controllers will operate in time steps of one Time Quanta where the state of the TWAI bus is analyzed. If two consecutive Time Quantas have different bus states (i.e., recessive to dominant or vice versa), this will be considered an edge. When the bus is analyzed at the intersection of PBS1 and PBS2, this is considered the Sample Point and the sampled bus value is considered the value of that bit.




Figure 19-5. Layout of a Bit

Table 19-5. Segments of a Nominal Bit Time

Segment	Description				
SS	The SS (Synchronization Segment) is 1 Time Quantum long. If all nodes are perfectly				
	synchronized, the edge of a bit will lie in the SS.				
PBS1	PBS1 (Phase Buffer Segment 1) can be 1 to 16 Time Quanta long. PBS1 is meant				
	to compensate for the physical delay times within the network. PBS1 can also be				
	lengthened for synchronization purposes.				

Segment	Description
PBS2	PBS2 (Phase Buffer Segment 2) can be 1 to 8 Time Quanta long. PBS2 is meant to
	compensate for the information processing time of nodes. PBS2 can also be shortened
	for synchronization purposes.

## 19.3.4.2 Hard Synchronization and Resynchronization

Due to clock skew and jitter, the bit timing of nodes on the same bus may become out of phase. Therefore, a bit edge may come before or after the SS. To ensure that the internal bit timing clocks of each node are kept in phase, TWAI has various methods of synchronization. The Phase Error "e" is measured in the number of Time Quanta and relative to the SS.

- A positive Phase Error (e > 0) is when the edge lies after the SS and before the Sample Point (i.e., the edge
- A negative Phase Error (e < 0) is when the edge lies after the Sample Point of the previous bit and before SS (i.e., the edge is early).

To correct for Phase Errors, there are two forms of synchronization, known as Hard Synchronization and Resynchronization. Hard Synchronization and Resynchronization obey the following rules:

- Only one synchronization may occur in a single bit time.
- Synchronizations only occurs on recessive to dominant edges.

### **Hard Synchronization**

Hard Synchronization occurs on the recessive to dominant edges when the bus is idle (i.e., the first SOF bit after Bus Idle). All nodes will restart their internal bit timings so that the recessive to dominant edge lies within the SS of the restarted bit timing.

## Resynchronization

Resynchronization occurs on recessive to dominant edges not during Bus Idle. If the edge has a positive Phase Error (e > 0), PBS1 is lengthened by a certain number of Time Quanta. If the edge has a negative Phase Error (e < 0), PBS2 will be shortened by a certain number of Time Quanta.

The number of Time Quanta to lengthen or shorten depends on the magnitude of the Phase Error, and is also limited by the Synchronization Jump Width (SJW) value which is programmable.

- When the magnitude of the Phase Error (e) is less than or equal to the SJW, PBS1/PBS2 are lengthened/shortened by the e number of Time Quanta. This has a same effect as Hard Synchronization.
- When the magnitude of the Phase Error is greater to the SJW, PBS1/PBS2 are lengthened/shortened by the SJW number of Time Quanta. This means it may take multiple bits of synchronization before the Phase Error is entirely corrected.

#### 19.4 **Architectural Overview**

The major functional blocks of the TWAI controller are shown in Figure 19-6.




Figure 19-6. TWAI Overview Diagram

#### 19.4.1 **Registers Block**

The ESP32-S3 CPU accesses peripherals using 32-bit aligned words. However, the majority of registers in the TWAI controller only contain useful data at the least significant byte (bits [7:0]). Therefore, in these registers, bits [31:8] are ignored on writes, and return 0 on reads.

### **Configuration Registers**

The configuration registers store various configuration items for the TWAI controller such as bit rates, operation mode, Acceptance Filter etc. Configuration registers can only be modified whilst the TWAI controller is in Reset Mode (See Section 19.5.1).

#### **Command Registers**

The command register is used by the CPU to drive the TWAI controller to initiate certain actions such as transmitting a message or clearing the Receive Buffer. The command register can only be modified when the TWAI controller is in Operation Mode (see section 19.5.1).

## Interrupt & Status Registers

The interrupt register indicates what events have occurred in the TWAI controller (each event is represented by a separate bit). The status register indicates the current status of the TWAI controller.

## **Error Management Registers**

The error management registers include error counters and capture registers. The error counter registers represent TEC and REC values. The capture registers will record information about instances where TWAI controller detects a bus error, or when it loses arbitration.

## **Transmit Buffer Registers**

The transmit buffer is a 13-byte buffer used to store a TWAI message to be transmitted.

### **Receive Buffer Registers**

The Receive Buffer is a 13-byte buffer which stores a single message. The Receive Buffer acts as a window of Receive FIFO, whose first message will be mapped into the Receive Buffer.

Note that the Transmit Buffer registers, Receive Buffer registers, and the Acceptance Filter registers share the same address range (offset 0x0040 to 0x0070). Their access is governed by the following rules:

- When the TWAI controller is in Reset Mode, all reads and writes to the address range maps to the Acceptance Filter registers.
- When the TWAI controller is in Operation Mode:
  - All reads to the address range maps to the Receive Buffer registers.
  - All writes to the address range maps to the Transmit Buffer registers.

#### 19.4.2 Bit Stream Processor

The Bit Stream Processing (BSP) module frames data from the Transmit Buffer (e.g. bit stuffing and additional CRC fields) and generating a bit stream for the Bit Timing Logic (BTL) module. At the same time, the BSP module is also responsible for processing the received bit stream (e.g., de-stuffing and verifying CRC) from the BTL module and placing the message into the Receive FIFO. The BSP will also detect errors on the TWAI bus and report them to the Error Management Logic (EML).

## 19.4.3 Error Management Logic

The Error Management Logic (EML) module updates the TEC and REC, recording error information like error types and positions, and updating the error state of the TWAI controller such that the BSP module generates the correct Error Flags. Furthermore, this module also records the bit position when the TWAI controller loses arbitration.

## 19.4.4 Bit Timing Logic

The Bit Timing Logic (BTL) module transmits and receives messages at the configured bit rate. The BTL module also handles synchronization of out of phase bits so that communication remains stable. A single bit time consists of multiple programmable segments that allows users to set the length of each segment to account for factors such as propagation delay and controller processing time etc.

## 19.4.5 Acceptance Filter

The Acceptance Filter is a programmable message filtering unit that allows the TWAI controller to accept or reject a received message based on the message's ID field. Only accepted messages will be stored in the Receive FIFO. The Acceptance Filter's registers can be programmed to specify a single filter, or two separate filters (dual filter mode).

## 19.4.6 Receive FIFO

The Receive FIFO is a 64-byte buffer (inside the TWAI controller) that stores received messages accepted by the Acceptance Filter. Messages in the Receive FIFO can vary in size (between 3 to 13-bytes). When the Receive FIFO is full (or does not have enough space to store the next received message in its entirety), the Overrun Interrupt will be triggered, and any subsequent received messages will be lost until adequate space is cleared in the Receive FIFO. The first message in the Receive FIFO will be mapped to the 13-byte Receive Buffer until that

10

message is cleared (using the Release Receive Buffer command bit). After clearing, the Receive Buffer will map to the next message in the Receive FIFO, and the space occupied by the previous message in the Receive FIFO can be used to receive new messages.

# 19.5 Functional Description

## 19.5.1 Modes

The ESP32-S3 TWAI controller has two working modes: Reset Mode and Operation Mode. Reset Mode and Operation Mode are entered by setting or clearing the TWAI\_RESET\_MODE bit.

### 19.5.1.1 Reset Mode

Entering Reset Mode is required in order to modify the various configuration registers of the TWAI controller. When entering Reset Mode, the TWAI controller is essentially disconnected from the TWAI bus. When in Reset Mode, the TWAI controller will not be able to transmit any messages (including error signals). Any transmission in progress is immediately terminated. Likewise, the TWAI controller will not be able to receive any messages either.

## 19.5.1.2 Operation Mode

In operation mode, the TWAI controller connects to the bus and write-protect all configuration registers to ensure consistency during operation. When in Operation Mode, the TWAI controller can transmit and receive messages (including error signaling) depending on which operation sub-mode the TWAI controller was configured with. The TWAI controller supports the following operation sub-modes:

- **Normal Mode:** The TWAI controller can transmit and receive messages including error signaling (such as error and overload Frames).
- Self-test Mode: Self-test mode is similar to normal Mode, but the TWAI controller will consider the transmission of a data or RTR frame successful and do not generate ACK error even if it was not acknowledged. This is commonly used when self-testing the TWAI controller.
- Listen-only Mode: The TWAI controller will be able to receive messages, but will remain completely passive on the TWAI bus. Thus, the TWAI controller will not be able to transmit any messages, acknowledgments, or error signals. The error counters will remain frozen. This mode is useful for TWAI bus monitoring.

Note that when exiting Reset Mode (i.e., entering Operation Mode), the TWAI controller must wait for 11 consecutive recessive bits to occur before being able to fully connect the TWAI bus (i.e., be able to transmit or receive).

## 19.5.2 Bit Timing

The operating bit rate of the TWAI controller must be configured whilst the TWAI controller is in Reset Mode. The bit rate is configured using TWAI\_BUS\_TIMING\_0\_REG and TWAI\_BUS\_TIMING\_1\_REG, and the two registers contain the following fields:

The following Table 19-6 illustrates the bit fields of TWAI\_BUS\_TIMING\_0\_REG.

Table 19-6. Bit Information of TWAI BUS TIMING 0 REG (0x18)

Bit 31-16	Bit 15	Bit 14	Bit 13	Bit 12	 Bit 1	Bit 0
Reserved	SJW.1	SJW.0	Reserved	BRP.12	 BRP.1	BRP.0

#### Notes:

• BRP: The TWAI Time Quanta clock is derived from the APB clock that is usually 80 MHz. The Baud Rate Prescaler (BRP) field is used to define the prescaler according to the equation below, where  $t_{Tq}$  is the Time Quanta clock cycle and  $t_{CLK}$  is APB clock cycle:

$$t_{Tq} = 2 \times t_{CLK} \times (2^{12} \times BRP.12 + 2^{11} \times BRP.11 + ... + 2^{11} \times BRP.1 + 2^{01} \times BRP.1 + 2^{01}$$

• SJW: Synchronization Jump Width (SJW) is configured in SJW.0 and SJW.1 where SJW = (2 x SJW.1 + SJW.0 + 1)

The following Table 19-7 illustrates the bit fields of TWAI\_BUS\_TIMING\_1\_REG.

Table 19-7. Bit Information of TWAI\_BUS\_TIMING\_1\_REG (0x1c)

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	SAM	PBS2.2	PBS2.1	PBS2.0	PBS1.3	PBS1.2	PBS1.1	PBS1.0

#### Notes:

- PBS1: The number of Time Quanta in Phase Buffer Segment 1 is defined according to the following equation: (8 x PBS1.3 + 4 x PBS1.2 + 2 x PBS1.1 + PBS1.0 + 1)
- PBS2: The number of Time Quanta in Phase Buffer Segment 2 is defined according to the following equation: (4 x PBS2.2 + 2 x PBS2.1 + PBS2.0 + 1)
- SAM: Enables triple sampling if set to 1. This is useful for low/medium speed buses to filter spikes on the bus line.

## 19.5.3 Interrupt Management

The ESP32-S3 TWAI controller provides eight interrupts, each represented by a single bit in the TWAI INT RAW REG. For a particular interrupt to be triggered, the corresponding enable bit in TWAI INT ENA\_REG must be set.

The TWAI controller provides the following interrupts:

- Receive Interrupt
- Transmit Interrupt
- Error Warning Interrupt
- Data Overrun Interrupt
- Error Passive Interrupt
- Arbitration Lost Interrupt
- Bus Error Interrupt
- Bus Status Interrupt

The TWAI controller's interrupt signal to the interrupt matrix will be asserted whenever one or more interrupt bits are set in the TWAI\_INT\_RAW\_REG, and deasserted when all bits in TWAI\_INT\_RAW\_REG are cleared. The

majority of interrupt bits in TWAI\_INT\_RAW\_REG are automatically cleared when the register is read, except for the Receive Interrupt which can only be cleared when all the messages are released by setting the TWAI\_RELEASE\_BUF bit.

## 19.5.3.1 Receive Interrupt (RXI)

The Receive Interrupt (RXI) is asserted whenever the TWAI controller has received messages that are pending to be read from the Receive Buffer (i.e., when TWAI\_RX\_MESSAGE\_CNT\_REG > 0). Pending received messages includes valid messages in the Receive FIFO and also overrun messages. The RXI will not be deasserted until all pending received messages are cleared using the TWAI\_RELEASE\_BUF command bit.

## 19.5.3.2 Transmit Interrupt (TXI)

The Transmit Interrupt (TXI) is triggered whenever Transmit Buffer becomes free, indicating another message can be loaded into the Transmit Buffer to be transmitted. The Transmit Buffer becomes free under the following scenarios:

- A message transmission has completed successfully, i.e., acknowledged without any errors. (Any failed messages will automatically be resent.)
- A single shot transmission has completed (successfully or unsuccessfully, indicated by the TWAI\_TX\_COMPLETE bit).
- A message transmission was aborted using the TWAI\_ABORT\_TX command bit.

## 19.5.3.3 Error Warning Interrupt (EWI)

The Error Warning Interrupt (EWI) is triggered whenever there is a change to the TWAI\_ERR\_ST and TWAI\_BUS\_OFF\_ST bits of the TWAI\_STATUS\_REG (i.e., transition from 0 to 1 or vice versa). Thus, an EWI could indicate one of the following events, depending on the values TWAI\_ERR\_ST and TWAI\_BUS\_OFF\_ST at the moment when the EWI is triggered.

- If TWAI\_ERR\_ST = 0 and TWAI\_BUS\_OFF\_ST = 0:
  - If the TWAI controller was in the Error Active state, it indicates both the TEC and REC have returned below the threshold value set by TWAI\_ERR\_WARNING\_LIMIT\_REG.
  - If the TWAI controller was previously in the Bus Off Recovery state, it indicates that Bus Recovery has completed successfully.
- If TWAI\_ERR\_ST = 1 and TWAI\_BUS\_OFF\_ST = 0: The TEC or REC error counters have exceeded the threshold value set by TWAI\_ERR\_WARNING\_LIMIT\_REG.
- If TWAI\_ERR\_ST = 1 and TWAI\_BUS\_OFF\_ST = 1: The TWAI controller has entered the BUS\_OFF state (due to the TEC >= 256).
- If TWAI\_ERR\_ST = 0 and TWAI\_BUS\_OFF\_ST = 1: The TWAI controller's TEC has dropped below the threshold value set by TWAI\_ERR\_WARNING\_LIMIT\_REG during BUS\_OFF recovery.

## 19.5.3.4 Data Overrun Interrupt (DOI)

The Data Overrun Interrupt (DOI) is triggered whenever the Receive FIFO has overrun. The DOI indicates that the Receive FIFO is full and should be cleared immediately to prevent any further overrun messages.

The DOI is only triggered by the first message that causes the Receive FIFO to overrun (i.e., the transition from the Receive FIFO not being full to the Receive FIFO overrunning). Any subsequent overrun messages will not trigger the DOI again. The DOI could be triggered again when all received messages (valid or overrun) have been cleared.

## 19.5.3.5 Error Passive Interrupt (TXI)

The Error Passive Interrupt (EPI) is triggered whenever the TWAI controller switches from Error Active to Error Passive, or vice versa.

## 19.5.3.6 Arbitration Lost Interrupt (ALI)

The Arbitration Lost Interrupt (ALI) is triggered whenever the TWAI controller is attempting to transmit a message and loses arbitration. The bit position where the TWAI controller lost arbitration is automatically recorded in Arbitration Lost Capture register (TWAI ARB LOST CAP REG). When the ALI occurs again, the Arbitration Lost Capture register will no longer record new bit location until it is cleared (via reading this register through the CPU).

#### 19.5.3.7 **Bus Error Interrupt (BEI)**

The Bus Error Interrupt (BEI) is triggered whenever TWAI controller detects an error on the TWAI bus. When a bus error occurs, the Bus Error type and its bit position are automatically recorded in the Error Code Capture register (TWAI\_ERR\_CODE\_CAP\_REG). When the BEI occurs again, the Error Code Capture register will no longer record new error information until it is cleared (via a read from the CPU).

## 19.5.3.8 Bus Status Interrupt (BSI)

The Bus Status Interrupt (BSI) is triggered whenever TWAI controller is switching between receive/transmit status and idle status. When a BSI occurs, the current status of TWAI controller can be measured by reading TWAI\_RX\_ST and TWAI\_TX\_ST in TWAI\_STATUS\_REG register.

#### **Transmit and Receive Buffers** 19.5.4

#### 19.5.4.1 **Overview of Buffers**

Table 19-8. Buffer Layout for Standard Frame Format and Extended Frame Format

Standard Frame F	Format (SFF)	Extended Frame Format (EFF)		
TWAI Address	Content	TWAI Address	Content	
0x40	TX/RX frame information	0x40	TX/RX frame information	
0x44	TX/RX identifier 1	0x44	TX/RX identifier 1	
0x48	TX/RX identifier 2	0x48	TX/RX identifier 2	
0x4c	TX/RX data byte 1	0x4c	TX/RX identifier 3	
0x50	TX/RX data byte 2	0x50	TX/RX identifier 4	
0x54	TX/RX data byte 3	0x54	TX/RX data byte 1	
0x58	TX/RX data byte 4	0x58	TX/RX data byte 2	
0x5c	TX/RX data byte 5	0x5c	TX/RX data byte 3	

Standard Frame F	Format (SFF)	Extended Frame Format (EFF)		
TWAI Address	Content	TWAI Address	Content	
0x60	TX/RX data byte 6	0x60	TX/RX data byte 4	
0x64	TX/RX data byte 7	0x64	TX/RX data byte 5	
0x68	TX/RX data byte 8	0x68	TX/RX data byte 6	
0x6c	reserved	0x6c	TX/RX data byte 7	
0x70	reserved	0x70	TX/RX data byte 8	

Table 19-8 illustrates the layout of the Transmit Buffer and Receive Buffer registers. Both the Transmit and Receive Buffer registers share the same address space and are only accessible when the TWAI controller is in Operation Mode. CPU write operations access the Transmit Buffer registers, and CPU read operations access the Receive Buffer registers. However, both buffers share the exact same register layout and fields to represent a message (received or to be transmitted). The Transmit Buffer registers are used to configure a TWAI message to be transmitted. The CPU would write to the Transmit Buffer registers specifying the message's frame type, frame format, frame ID, and frame data (payload). Once the Transmit Buffer is configured, the CPU would then initiate the transmission by setting the TWAI\_TX\_REQ bit in TWAI\_CMD\_REG.

- For a self-reception request, set the TWAI\_SELF\_RX\_REQ bit instead.
- For a single-shot transmission, set both the TWAI\_TX\_REQ and the TWAI\_ABORT\_TX simultaneously.

The Receive Buffer registers map the first message in the Receive FIFO. The CPU would read the Receive Buffer registers to obtain the first message's frame type, frame format, frame ID, and frame data (payload). Once the message has been read from the Receive Buffer registers, the CPU can set the TWAI\_RELEASE\_BUF bit in TWAI\_CMD\_REG to clear the Receive Buffer registers. If there are still messages in the Receive FIFO, the Receive Buffer registers will map the first message again.

## 19.5.4.2 Frame Information

The frame information is one byte long and specifies a message's frame type, frame format, and length of data. The frame information fields are shown in Table 19-9.

Table 19-9. TX/RX Frame Information (SFF/EFF) TWAI Address 0x40

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	FF <sup>1</sup>	$RTR^2$	$X_3$	$X_3$	DLC.3 <sup>4</sup>	DLC.2 <sup>4</sup>	DLC.1 <sup>4</sup>	DLC.0 <sup>4</sup>

## Notes:

- 1. FF: The Frame Format (FF) bit specifies whether the message is Extended Frame Format (EFF) or Standard Frame Format (SFF). The message is EFF when FF bit is 1, and SFF when FF bit is 0.
- 2. RTR: The Remote Transmission Request (RTR) bit specifies whether the message is a data frame or a remote frame. The message is a remote frame when the RTR bit is 1, and a data frame when the RTR bit is 0.
- 3. X: Don't care, can be any value.
- 4. DLC: The Data Length Code (DLC) field specifies the number of data bytes for a data frame, or the number of data bytes to request in a remote frame. TWAI data frames are limited to a maximum payload of 8 data bytes, and thus the DLC should range anywhere from 0 to 8.

## 19.5.4.3 Frame Identifier

The Frame Identifier fields is two-byte (11-bit) long if the message is SFF, and four-byte (29-bit) long if the message is EFF.

The Frame Identifier fields for an SFF (11-bit) message is shown in Table 19-10-19-11.

Table 19-10. TX/RX Identifier 1 (SFF); TWAI Address 0x44

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ID.10	ID.9	ID.8	ID.7	ID.6	ID.5	ID.4	ID.3

## Table 19-11. TX/RX Identifier 2 (SFF); TWAI Address 0x48

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ID.2	ID.1	ID.0	$X^1$	$X^2$	$X^2$	$X^2$	$X^2$

#### Notes:

- 1. Don't care. Recommended to be compatible with receive buffer (i.e., set to RTR) in case of using the self reception functionality (or together with self-test functionality).
- 2. Don't care. Recommended to be compatible with receive buffer (i.e., set to 0) in case of using the self reception functionality (or together with self-test functionality).

The Frame Identifier fields for an EFF (29-bits) message is shown in Table 19-12-19-15.

Table 19-12. TX/RX Identifier 1 (EFF); TWAI Address 0x44

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ID.28	ID.27	ID.26	ID.25	ID.24	ID.23	ID.22	ID.21

## Table 19-13. TX/RX Identifier 2 (EFF); TWAI Address 0x48

Bit 31-	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserv	ed ID.20	ID.19	ID.18	ID.17	ID.16	ID.15	ID.14	ID.13

Table 19-14. TX/RX Identifier 3 (EFF); TWAI Address 0x4c

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ID.12	ID.11	ID.10	ID.9	ID.8	ID.7	ID.6	ID.5

Table 19-15. TX/RX Identifier 4 (EFF); TWAI Address 0x50

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ID.4	ID.3	ID.2	ID.1	ID.0	$X^1$	$X^2$	$X^2$

#### Notes:

1. Don't care. Recommended to be compatible with receive buffer (i.e., set to RTR) in case of using the self reception functionality (or together with self-test functionality).

2. Don't care. Recommended to be compatible with receive buffer (i.e., set to 0) in case of using the self reception functionality (or together with self-test functionality).

### 19.5.4.4 Frame Data

The Frame Data field contains the payloads of transmitted or received data frame, and can range from 0 to eight bytes. The number of valid bytes should be equal to the DLC. However, if the DLC is larger than eight, the number of valid bytes would still be limited to eight. Remote frames do not have data payloads, thus their Frame Data fields will be unused.

For example, when transmitting a data frame with five bytes, the CPU should write five to the DLC field, and then write data to the corresponding register of the first to the fifth data field. Likewise, when receiving a data frame with a DLC of five data bytes, only the first to the fifth data byte will contain valid payload data for the CPU to read.

## 19.5.5 Receive FIFO and Data Overruns

The Receive FIFO is a 64-byte internal buffer used to store received messages in First In First Out order. A single received message can occupy between three to 13 bytes of space in the Receive FIFO, and their endianness is identical to the register layout of the Receive Buffer registers. The Receive Buffer registers are mapped to the bytes of the first message in the Receive FIFO.

When the TWAI controller receives a message, it will increment the value of TWAI\_RX\_MESSAGE\_COUNTER up to a maximum of 64. If there is adequate space in the Receive FIFO, the message contents will be written into the Receive FIFO. Once a message has been read from the Receive Buffer, the TWAI\_RELEASE\_BUF bit should be set. This will decrement TWAI\_RX\_MESSAGE\_COUNTER and free the space occupied by the first message in the Receive FIFO. The Receive Buffer will then map to the next message in the Receive FIFO.

A data overrun occurs when the TWAI controller receives a message, but the Receive FIFO lacks the adequate free space to store the received message in its entirety (either due to the message contents being larger than the free space in the Receive FIFO, or the Receive FIFO being completely full).

When a data overrun occurs:

- The free space left in the Receive FIFO is filled with the partial contents of the overrun message. If the Receive FIFO is already full, then none of the overrun message's contents will be stored.
- When data in the Receive FIFO overruns for the first time, a Data Overrun Interrupt will be triggered.
- Each overrun message will still increment the TWAI\_RX\_MESSAGE\_COUNTER up to a maximum of 64.
- The RX FIFO will internally mark overrun messages as invalid. The TWAI\_MISS\_ST bit can be used to determine whether the message currently mapped to by the Receive Buffer is valid or overrun.

To clear an overrun Receive FIFO, the TWAI\_RELEASE\_BUF must be called repeatedly until TWAI\_RX\_MESSAGE\_COUNTER is 0. This has the effect of freeing all valid messages in the Receive FIFO and clearing all overrun messages.

The Acceptance Filter allows the TWAI controller to filter out received messages based on their ID (and optionally their first data byte and frame type). Only accepted messages are passed on to the Receive FIFO. The use of Acceptance Filters allows a more lightweight operation of the TWAI controller (e.g., less use of Receive FIFO, fewer Receive Interrupts) since the TWAI Controller only need to handle a subset of messages.

The Acceptance Filter configuration registers can only be accessed whilst the TWAI controller is in Reset Mode, since they share the same address spaces as the Transmit Buffer and Receive Buffer registers.

The configuration registers consist of a 32-bit Acceptance Code Value and a 32-bit Acceptance Mask Value. The Acceptance Code value specifies a bit pattern which each filtered bit of the message must match in order for the message to be accepted. The Acceptance Mask Value is able to mask out certain bits of the Code value (i.e., set as "Don't Care" bits). Each filtered bit of the message must either match the acceptance code or be masked in order for the message to be accepted, as demonstrated in Figure 19-7.




Figure 19-7. Acceptance Filter

The TWAI controller Acceptance Filter allows the 32-bit Acceptance Code and Mask Values to either define a single filter (i.e., Single Filter Mode), or two filters (i.e., Dual Filter Mode). How the Acceptance Filter interprets the 32-bit code and mask values is dependent on whether Single Filter Mode is enabled, and the received message format (i.e., SFF or EFF).

## 19.5.5.1 Single Filter Mode

Single Filter Mode is enabled by setting the TWAI\_RX\_FILTER\_MODE bit to 1. This will cause the 32-bit code and mask values to define a single filter. The single filter can filter the following bits of a data or remote frame:

- SFF
  - The entire 11-bit ID
  - RTR bit
  - Data byte 1 and Data byte 2
- EFF
  - The entire 29-bit ID
  - RTR bit

The following Figure 19-8 illustrates how the 32-bit code and mask values will be interpreted under Single Filter Mode.

## 19.5.5.2 Dual Filter Mode

Dual Filter Mode is enabled by clearing the TWAI\_RX\_FILTER\_MODE bit to 0. This will cause the 32-bit code and mask values to define a two separate filters referred to as filter 1 or filter 2. Under Dual Filter Mode, a message will be accepted if it is accepted by one of the two filters.

The two filters can filter the following bits of a data or remote frame:

- SFF
  - The entire 11-bit ID




Figure 19-8. Single Filter Mode

- RTR bit
- Data byte 1 (for filter 1 only)
- EFF
  - The first 16 bits of the 29-bit ID

The following Figure 19-9 illustrates how the 32-bit code and mask values will be interpreted in Dual Filter Mode.

#### **Error Management** 19.5.6

The TWAI protocol requires that each TWAI node maintains the Transmit Error Count (TEC) and Receive Error Count (REC). The value of both error counts determines the current error state of the TWAI controller (i.e., Error Active, Error Passive, Bus-Off). The TWAI controller stores the TEC and REC values in the TWAI\_TX\_ERR\_CNT\_REG and TWAI\_RX\_ERR\_CNT\_REG respectively, and they can be read by the CPU anytime. In addition to the error states, the TWAI controller also offers an Error Warning Limit (EWL) feature that can warn the user of the occurrence of severe bus errors before the TWAI controller enters the Error Passive state.

The current error state of the TWAI controller is indicated via a combination of the following values and status bits: TEC, REC, TWAI\_ERR\_ST, and TWAI\_BUS\_OFF\_ST. Certain changes to these values and bits will also trigger interrupts, thus allowing the users to be notified of error state transitions (see section 19.5.3). The following figure 19-10 shows the relation between the error states, values and bits, and error state related interrupts.

## 19.5.6.1 Error Warning Limit

The Error Warning Limit (EWL) feature is a configurable threshold value for the TEC and REC, which will trigger an interrupt when exceeded. The EWL is intended to serve as a warning about severe TWAI bus errors, and is triggered before the TWAI controller enters the Error Passive state. The EWL is configured in the TWAI\_ERR\_WARNING\_LIMIT\_REG and can only be configured whilst the TWAI controller is in Reset Mode. The TWAI\_ERR\_WARNING\_LIMIT\_REG has a default value of 96. When the values of TEC and/or REC are larger than or equal to the EWL value, the TWAI\_ERR\_ST bit is immediately set to 1. Likewise, when the values of both the




Figure 19-9. Dual Filter Mode




Figure 19-10. Error State Transition

TEC and REC are smaller than the EWL value, the TWAI\_ERR\_ST bit is immediately reset to 0. The Error Warning Interrupt is triggered whenever the value of the TWAI\_ERR\_ST bit (or the TWAI\_BUS\_OFF\_ST) changes.

### 19.5.6.2 Error Passive

The TWAI controller is in the Error Passive state when the TEC or REC value exceeds 127. Likewise, when both the TEC and REC are less than or equal to 127, the TWAI controller enters the Error Active state. The Error Passive Interrupt is triggered whenever the TWAI controller transitions from the Error Active state to the Error Passive state or vice versa.

## 19.5.6.3 Bus-Off and Bus-Off Recovery

The TWAI controller enters the Bus-Off state when the TEC value exceeds 255. On entering the Bus-Off state, the TWAI controller will automatically do the following:

- Set REC to 0
- Set TEC to 127
- Set the TWAI\_BUS\_OFF\_ST bit to 1
- Enter Reset Mode

The Error Warning Interrupt is triggered whenever the value of the TWAI\_BUS\_OFF\_ST bit (or the TWAI\_ERR\_ST bit) changes.

To return to the Error Active state, the TWAI controller must undergo Bus-Off Recovery. Bus-Off Recovery requires the TWAI controller to observe 128 occurrences of 11 consecutive recessive bits on the bus. To initiate Bus-Off Recovery (after entering the Bus-Off state), the TWAI controller should enter Operation Mode by setting the TWAI\_RESET\_MODE bit to 0. The TEC tracks the progress of Bus-Off Recovery by decrementing the TEC each time when the TWAI controller observes 11 consecutive recessive bits. When Bus-Off Recovery has completed (i.e., TEC has decremented from 127 to 0), the TWAI\_BUS\_OFF\_ST bit will automatically be reset to 0, thus triggering the Error Warning Interrupt.

# 19.5.7 Error Code Capture

The Error Code Capture (ECC) feature allows the TWAI controller to record the error type and bit position of a TWAI bus error in the form of an error code. Upon detecting a TWAI bus error, the Bus Error Interrupt is triggered and the error code is recorded in the TWAI\_ERR\_CODE\_CAP\_REG. Subsequent bus errors will trigger the Bus Error Interrupt, but their error codes will not be recorded until the current error code is read from the TWAI\_ERR\_CODE\_CAP\_REG.

The following Table 19-16 shows the fields of the TWAI\_ERR\_CODE\_CAP\_REG:

Table 19-16. Bit Information of TWAI\_ERR\_CODE\_CAP\_REG (0x30)

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ERRC.1 <sup>1</sup>	ERRC.0 <sup>1</sup>	DIR <sup>2</sup>	SEG.4 <sup>3</sup>	SEG.3 <sup>3</sup>	SEG.2 <sup>3</sup>	SEG.1 <sup>3</sup>	SEG.0 <sup>3</sup>

#### Notes:

- ERRC: The Error Code (ERRC) indicates the type of bus error: 00 for bit error, 01 for format error, 10 for stuff error, 11 for other types of error.
- DIR: The Direction (DIR) indicates whether the TWAI controller was transmitting or receiving when the bus error occurred: 0 for transmitter, 1 for receiver.
- SEG: The Error Segment (SEG) indicates which segment of the TWAI message (i.e., bit position) the bus

error occurred at.

The following Table 19-17 shows how to interpret the SEG.0 to SEG.4 bits.

Table 19-17. Bit Information of Bits SEG.4 - SEG.0

Bit SEG.4	Bit SEG.3	Bit SEG.2	Bit SEG.1	Bit SEG.0	Description
0	0	0	1	1	start of frame
0	0	0	1	0	ID.28 ~ ID.21
0	0	1	1	0	ID.20 ~ ID.18
0	0	1	0	0	bit SRTR
0	0	1	0	1	bit IDE
0	0	1	1	1	ID.17 ~ ID.13
0	1	1	1	1	ID.12 ~ ID.5
0	1	1	1	0	ID.4 ~ ID.0
0	1	1	0	0	bit RTR
0	1	1	0	1	reserved bit 1
0	1	0	0	1	reserved bit 0
0	1	0	1	1	data length code
0	1	0	1	0	data field
0	1	0	0	0	CRC sequence
1	1	0	0	0	CRC delimiter
1	1	0	0	1	ACK slot
1	1	0	1	1	ACK delimiter
1	1	0	1	0	end of frame
1	0	0	1	0	intermission
1	0	0	0	1	active error flag
1	0	1	1	0	passive error flag
1	0	0	1	1	tolerate dominant bits
1	0	1	1	1	error delimiter
1	1	1	0	0	overload flag

## Notes:

- Bit SRTR: under Standard Frame Format.
- Bit IDE: Identifier Extension Bit, 0 for Standard Frame Format.

#### 19.5.8 **Arbitration Lost Capture**

The Arbitration Lost Capture (ALC) feature allows the TWAI controller to record the bit position where it loses arbitration. When the TWAI controller loses arbitration, the bit position is recorded in the TWAI\_ARB LOST CAP\_REG and the Arbitration Lost Interrupt is triggered.

Subsequent loses in arbitration will trigger the Arbitration Lost Interrupt, but will not be recorded in the TWAI\_ARB LOST CAP\_REG until the current Arbitration Lost Capture is read from the TWAI\_ERR\_CODE\_CAP\_REG.

Table 19-18 illustrates bits and fields of the TWAI\_ERR\_CODE\_CAP\_REG whilst Figure 19-11 illustrates the bit positions of a TWAI message.

Table 19-18. Bit Information of TWAI\_ARB LOST CAP\_REG (0x2c)

Bit 31-5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	BITNO.4 <sup>1</sup>	BITNO.3 <sup>1</sup>	BITNO.2 <sup>1</sup>	BITNO.11	BITNO.01

## Notes:

• BITNO: Bit Number (BITNO) indicates the nth bit of a TWAI message where arbitration was lost.




Figure 19-11. Positions of Arbitration Lost Bits

#### **Register Summary** 19.6


'l' here means separate line. The left describes the access in Operation Mode. The right belongs to Reset Mode. The addresses in this section are relative to the [Two-wire Automotive Interface] base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Address	Access
Configuration Registers			
TWAI_MODE_REG	Mode Register	0x0000	R/W
TWAI_BUS_TIMING_0_REG	Bus Timing Register 0	0x0018	RO I R/W
TWAI_BUS_TIMING_1_REG	Bus Timing Register 1	0x001C	RO I R/W
TWAI_ERR_WARNING_LIMIT_REG	Error Warning Limit Register	0x0034	RO I R/W
TWAI_DATA_0_REG	Data Register 0	0x0040	WO I R/W
TWAI_DATA_1_REG	Data Register 1	0x0044	WO I R/W
TWAI_DATA_2_REG	Data Register 2	0x0048	WO I R/W
TWAI_DATA_3_REG	Data Register 3	0x004C	WO I R/W
TWAI_DATA_4_REG	Data Register 4	0x0050	WO I R/W
TWAI_DATA_5_REG	Data Register 5	0x0054	WO I R/W
TWAI_DATA_6_REG	Data Register 6	0x0058	WO I R/W
TWAI_DATA_7_REG	Data Register 7	0x005C	WO I R/W
TWAI_DATA_8_REG	Data Register 8	0x0060	WOIRO
TWAI_DATA_9_REG	Data Register 9	0x0064	WOIRO
TWAI_DATA_10_REG	Data Register 10	0x0068	WOIRO
TWAI_DATA_11_REG	Data Register 11	0x006C	WOIRO
TWAI_DATA_12_REG	Data Register 12	0x0070	WOIRO
TWAI_CLOCK_DIVIDER_REG	Clock Divider Register	0x007C	varies
Contro Registers			
TWAI_CMD_REG	Command Register	0x0004	WO
Status Register			
TWAI_STATUS_REG	Status Register	0x0008	RO
TWAI_ARB LOST CAP_REG	Arbitration Lost Capture Register	0x002C	RO
TWAI_ERR_CODE_CAP_REG	Error Code Capture Register	0x0030	RO
TWAI_RX_ERR_CNT_REG	Receive Error Counter Register	0x0038	RO I R/W
TWAI_TX_ERR_CNT_REG	Transmit Error Counter Register	0x003C	RO I R/W
TWAI_RX_MESSAGE_CNT_REG	Receive Message Counter Register	0x0074	RO
Interrupt Registers			
TWAI_INT_RAW_REG	Interrupt Register	0x000C	RO
TWAI_INT ENA_REG	Interrupt Enable Register	0x0010	R/W

# 19.7 Registers

'l' here means separate line. The left describes the access in Operation Mode. The right belongs to Reset Mode with red color. The addresses in this section are relative to the Two-wire Automotive Interface base address provided in Table 1-4 in Chapter 1 *System and Memory*.

Register 19.1. TWAI\_MODE\_REG (0x0000)




**TWAI\_RESET\_MODE** This bit is used to configure the operation mode of the TWAI Controller. 1: Reset mode; 0: Operation mode (R/W)

**TWAI\_LISTEN\_ONLY\_MODE** 1: Listen only mode. In this mode the nodes will only receive messages from the bus, without generating the acknowledge signal nor updating the RX error counter. (R/W)

**TWAI\_SELF\_TEST\_MODE** 1: Self test mode. In this mode the TX nodes can perform a successful transmission without receiving the acknowledge signal. This mode is often used to test a single node with the self reception request command. (R/W)

**TWAI\_RX\_FILTER\_MODE** This bit is used to configure the filter mode. 0: Dual filter mode; 1: Single filter mode (R/W)


Register 19.2. TWAI\_BUS\_TIMING\_0\_REG (0x0018)



TWAI\_BAUD\_PRESC Baud Rate Prescaler value, determines the frequency dividing ratio. (RO | R/W)

TWAI\_SYNC\_JUMP\_WIDTH Synchronization Jump Width (SJW), 1 ~ 14 Tq wide. (RO | R/W)

Register 19.3. TWAI\_BUS\_TIMING\_1\_REG (0x001C)




TWAI\_TIME\_SEG1 The width of PBS1. (RO | R/W)

TWAI\_TIME\_SEG2 The width of PBS2. (RO | R/W)


TWAI\_TIME\_SAMP The number of sample points. 0: the bus is sampled once; 1: the bus is sampled three times (RO I R/W)

Register 19.4. TWAI\_ERR\_WARNING\_LIMIT\_REG (0x0034)



TWAI\_ERR\_WARNING\_LIMIT Error warning threshold. In the case when any of an error counter value exceeds the threshold, or all the error counter values are below the threshold, an error warning interrupt will be triggered (given the enable signal is valid). (RO | R/W)


Register 19.5. TWAI\_DATA\_0\_REG (0x0040)



**TWAI\_TX\_BYTE\_0** Stored the 0th byte information of the data to be transmitted in operation mode. (WO)

TWAI\_ACCEPTANCE\_CODE\_0 Stored the 0th byte of the filter code in reset mode. (R/W)


Register 19.6. TWAI\_DATA\_1\_REG (0x0044)



TWAI\_TX\_BYTE\_1 Stored the 1st byte information of the data to be transmitted in operation mode. (WO)

TWAI\_ACCEPTANCE\_CODE\_1 Stored the 1st byte of the filter code in reset mode. (R/W)


Register 19.7. TWAI\_DATA\_2\_REG (0x0048)



**TWAI\_TX\_BYTE\_2** Stored the 2nd byte information of the data to be transmitted in operation mode. (WO)

TWAI\_ACCEPTANCE\_CODE\_2 Stored the 2nd byte of the filter code in reset mode. (R/W)


Register 19.8. TWAI\_DATA\_3\_REG (0x004C)



TWAI\_TX\_BYTE\_3 Stored the 3rd byte information of the data to be transmitted in operation mode. (WO)

TWAI\_ACCEPTANCE\_CODE\_3 Stored the 3rd byte of the filter code in reset mode. (R/W)


Register 19.9. TWAI\_DATA\_4\_REG (0x0050)



**TWAI\_TX\_BYTE\_4** Stored the 4th byte information of the data to be transmitted in operation mode. (WO)

TWAI\_ACCEPTANCE\_MASK\_0 Stored the 0th byte of the filter code in reset mode. (R/W)


Register 19.10. TWAI\_DATA\_5\_REG (0x0054)



TWAI\_TX\_BYTE\_5 Stored the 5th byte information of the data to be transmitted in operation mode. (WO)

TWAI\_ACCEPTANCE\_MASK\_1 Stored the 1st byte of the filter code in reset mode. (R/W)


Register 19.11. TWAI\_DATA\_6\_REG (0x0058)



**TWAI\_TX\_BYTE\_6** Stored the 6th byte information of the data to be transmitted in operation mode. (WO)

TWAI\_ACCEPTANCE\_MASK\_2 Stored the 2nd byte of the filter code in reset mode. (R/W)


Register 19.12. TWAI\_DATA\_7\_REG (0x005C)



TWAI\_TX\_BYTE\_7 Stored the 7th byte information of the data to be transmitted in operation mode. (WO)

TWAI\_ACCEPTANCE\_MASK\_3 Stored the 3rd byte of the filter code in reset mode. (R/W)

## Register 19.13. TWAI\_DATA\_8\_REG (0x0060)




TWAI\_TX\_BYTE\_8 Stored the 8th byte information of the data to be transmitted in operation mode. (WO)

Register 19.14. TWAI\_DATA\_9\_REG (0x0064)




**TWAI\_TX\_BYTE\_9** Stored the 9th byte information of the data to be transmitted in operation mode. (WO)

Register 19.15. TWAI\_DATA\_10\_REG (0x0068)




**TWAI\_TX\_BYTE\_10** Stored the 10th byte information of the data to be transmitted in operation mode. (WO)

Register 19.16. TWAI\_DATA\_11\_REG (0x006C)




TWAI\_TX\_BYTE\_11 Stored the 11th byte information of the data to be transmitted in operation mode. (WO)

Register 19.17. TWAI\_DATA\_12\_REG (0x0070)



**TWAI\_TX\_BYTE\_12** Stored the 12th byte information of the data to be transmitted in operation mode. (WO)

Register 19.18. TWAI\_CLOCK\_DIVIDER\_REG (0x007C)



TWAI\_CD These bits are used to configure the divisor of the external CLKOUT pin. (R/W)

TWAI\_CLOCK\_OFF This bit can be configured in reset mode. 1: Disable the external CLKOUT pin; 0: Enable the external CLKOUT pin (RO I R/W)

## Register 19.19. TWAI CMD REG (0x0004)

														US.	igne <sup>t</sup>	Ŋ												M	ANN	NA NA	からなん	HI A A	NA THOMAS
3	31																										5	4	3	2	1	0	
(	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

**TWAI TX REQ** Set the bit to 1 to drive nodes to start transmission. (WO)

TWAI ABORT TX Set the bit to 1 to cancel a pending transmission request. (WO)

TWAI\_RELEASE\_BUF Set the bit to 1 to release the RX buffer. (WO)

TWAI\_CLR\_OVERRUN Set the bit to 1 to clear the data overrun status bit. (WO)

TWAI\_SELF\_RX\_REQ Self reception request command. Set the bit to 1 to allow a message be transmitted and received simultaneously. (WO)

Register 19.20. TWAI\_STATUS\_REG (0x0008)

											(10E	greet	)										Luy.	MAN	SAN	S (S)	10/20/4/N	1000 M	STAN	10 th	REPORT	K A S S S S S S S S S S S S S S S S S S
31																						9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	Reset

TWAI\_RX\_BUF\_ST 1: The data in the RX buffer is not empty, with at least one received data packet. (RO)

TWAI OVERRUN ST 1: The RX FIFO is full and data overrun has occurred. (RO)

TWAI\_TX\_BUF\_ST 1: The TX buffer is empty, the CPU may write a message into it. (RO)

TWAI\_TX\_COMPLETE 1: The TWAI controller has successfully received a packet from the bus. (RO)

TWAI\_RX\_ST 1: The TWAI Controller is receiving a message from the bus. (RO)


TWAI\_TX\_ST 1: The TWAI Controller is transmitting a message to the bus. (RO)

TWAI ERR ST 1: At least one of the RX/TX error counter has reached or exceeded the value set in register TWAI\_ERR\_WARNING\_LIMIT\_REG. (RO)

TWAI\_BUS\_OFF\_ST 1: In bus-off status, the TWAI Controller is no longer involved in bus activities. (RO)


TWAI\_MISS\_ST This bit reflects whether the data packet in the RX FIFO is complete. 1: The current packet is missing; 0: The current packet is complete (RO)

Register 19.21. TWAI\_ARB LOST CAP\_REG (0x002C)



TWAI\_ARB\_LOST\_CAP This register contains information about the bit position of lost arbitration. (RO)

Register 19.22. TWAI\_ERR\_CODE\_CAP\_REG (0x0030)




TWAI\_ECC\_SEGMENT This register contains information about the location of errors, see Table 19-16 for details. (RO)

TWAI\_ECC\_DIRECTION This register contains information about transmission direction of the node when error occurs. 1: Error occurs when receiving a message; 0: Error occurs when transmitting a message (RO)


TWAI\_ECC\_TYPE This register contains information about error types: 00: bit error; 01: form error; 10: stuff error; 11: other type of error (RO)

Register 19.23. TWAI\_RX\_ERR\_CNT\_REG (0x0038)




TWAI\_RX\_ERR\_CNT The RX error counter register, reflects value changes in reception status. (RO R/W)

## Register 19.24. TWAI\_TX\_ERR\_CNT\_REG (0x003C)




TWAI\_TX\_ERR\_CNT The TX error counter register, reflects value changes in transmission status. (RO IR/W)

Register 19.25. TWAI\_RX\_MESSAGE\_CNT\_REG (0x0074)




TWAI\_RX\_MESSAGE\_COUNTER This register reflects the number of messages available within the RX FIFO. (RO)

#### Register 19.26. TWAI INT RAW REG (0x000C)



- TWAI\_RX\_INT\_ST Receive interrupt. If this bit is set to 1, it indicates there are messages to be handled in the RX FIFO. (RO)
- TWAI\_TX\_INT\_ST Transmit interrupt. If this bit is set to 1, it indicates the message transmission is finished and a new transmission is able to start. (RO)
- TWAI\_ERR\_WARN\_INT\_ST Error warning interrupt. If this bit is set to 1, it indicates the error status signal and the bus-off status signal of Status register have changed (e.g., switched from 0 to 1 or from 1 to 0). (RO)
- TWAI\_OVERRUN\_INT\_ST Data overrun interrupt. If this bit is set to 1, it indicates a data overrun interrupt is generated in the RX FIFO. (RO)
- TWAI\_ERR\_PASSIVE\_INT\_ST Error passive interrupt. If this bit is set to 1, it indicates the TWAI Controller is switched between error active status and error passive status due to the change of error counters. (RO)
- TWAI\_ARB\_LOST\_INT\_ST Arbitration lost interrupt. If this bit is set to 1, it indicates an arbitration lost interrupt is generated. (RO)
- TWAI\_BUS\_ERR\_INT\_ST Error interrupt. If this bit is set to 1, it indicates an error is detected on the bus. (RO)
- TWAI\_BUS\_STATE\_INT\_ST Bus state interrupt. If this bit is set to 1, it indicates the status of TWAI controller has changed. (RO)

## Register 19.27. TWAI\_INT ENA\_REG (0x0010)



TWAI\_RX\_INT\_ENA Set this bit to 1 to enable receive interrupt. (R/W)

TWAI\_TX\_INT\_ENA Set this bit to 1 to enable transmit interrupt. (R/W)

TWAI\_ERR\_WARN\_INT\_ENA Set this bit to 1 to enable error warning interrupt. (R/W)

TWAI\_OVERRUN\_INT\_ENA Set this bit to 1 to enable data overrun interrupt. (R/W)

TWAI\_ERR\_PASSIVE\_INT\_ENA Set this bit to 1 to enable error passive interrupt. (R/W)

TWAI\_ARB\_LOST\_INT\_ENA Set this bit to 1 to enable arbitration lost interrupt. (R/W)

TWAI\_BUS\_ERR\_INT\_ENA Set this bit to 1 to enable bus error interrupt. (R/W)

TWAI\_BUS\_STATE\_INT\_ENA Set this bit to 1 to enable bus state interrupt. (R/W)

# **USB On-The-Go (USB)**

#### 20.1 Overview

The ESP32-S3 features a USB On-The-Go peripheral (henceforth referred to as OTG\_FS) along with an integrated transceiver. The OTG\_FS can operate as either a USB Host or Device and supports 12 Mbit/s full-speed (FS) and 1.5 Mbit/s low-speed (LS) data rates of the USB1.1 specification. The Host Negotiation Protocol (HNP) and the Session Request Protocol (SRP) are also supported.

#### 20.2 **Features**

#### 20.2.1 **General Features**

- FS and LS data rates
- HNP and SRP as A-device or B-device
- Dynamic FIFO (DFIFO) sizing
- Multiple modes of memory access
  - Scatter/Gather DMA mode
  - Buffer DMA mode
  - Slave mode
- Can choose integrated transceiver or external transceiver
- Utilizing integrated transceiver with USB Serial/JTAG by time-division multiplexing when only integrated transceiver is used
- Support USB OTG using one of the transceivers while USB Serial/JTAG using the other one when both integrated transceiver or external transceiver are used
- Can be used as a light sleep wake-up source

## 20.2.2 Device Mode Features

- Endpoint number 0 always present (bi-directional, consisting of EP0 IN and EP0 OUT)
- Six additional endpoints (endpoint numbers 1 to 6), configurable as IN or OUT
- Maximum of five IN endpoints concurrently active at any time (including EP0 IN)
- All OUT endpoints share a single RX FIFO
- Each IN endpoint has a dedicated TX FIFO

#### 20.2.3 Host Mode Features

- Eight channels (pipes)
  - A control pipe consists of two channels (IN and OUT), as IN and OUT transactions must be handled separately. Only Control transfer type is supported.

- Each of the other seven channels is dynamically configurable to be IN or OUT, and supports Bulk, Isochronous, and Interrupt transfer types.
- All channels share an RX FIFO, non-periodic TX FIFO, and periodic TX FIFO. The size of each FIFO is configurable.

#### 20.3 **Functional Description**

#### 20.3.1 Controller Core and Interfaces




Figure 20-1. OTG\_FS System Architecture

The core part of the OTG\_FS peripheral is the USB Controller Core. The controller core has the following interfaces (see Figure 20-1):

#### CPU Interface

Provides the CPU with read/write access to the controller core's various registers and FIFOs. This interface is internally implemented as an AHB Slave Interface. The way to access the FIFOs through the CPU interface is called Slave mode.

#### APB Interface

Allows the CPU to control the USB controller core via the USB external controller.

### DMA Interface

Provides the controller core's internal DMA with read/write access to system memory (e.g., fetching and writing data payloads when operating in DMA mode). This interface is internally implemented as an AHB Master interface.

#### USB1.1 Interface

This interface is used to connect the controller core to a USB1.1 FS serial transceiver. Aside from USB OTG, ESP32-S3 also includes a USB Serial/JTAG controller (see Chapter 21 USB Serial/JTAG Controller (USB\_SERIAL\_JTAGI)). These two USB controllers can utilize the integrated internal transceiver by time-division multiplexing or one USB controller connects to internal transceiver and the other one connects to an external transceiver.

When only internal transceiver is used, it is shared by USB OTG and USB Serial/JTAG. In default, internal transceiver is connected to USB Serial/JTAG. When RTC\_CNTL\_SW \_HW\_USB\_PHY\_SEL\_CFG is 0, the connection of internal transceiver is controlled by efuse bit EFUSE\_USB\_PHY\_SEL. When EFUSE\_USB\_PHY\_SEL is 0, internal transceiver is connected with USB Serial/JTAG. Otherwise, it is

connected to USB OTG. When RTC\_CNTL\_SW \_HW\_USB\_PHY\_SEL\_CFG is 1, the connection switching is controlled by RTC\_CNTL\_SW \_USB\_PHY\_SEL\_CFG(it has the same meaning with EFUSE\_USB\_PHY\_SEL).

When both internal transceiver and external transceiver are used, one USB controller select one of transceivers, the other would select the other transceiver. The specific connection mapping please refer to Chapter 21 USB Serial/JTAG Controller (USB\_SERIAL\_JTAG).

#### • USB External Controller

The USB External Controller is primarily used to control the routing of the USB1.1 FS serial interface to either the internal or external transceiver. The External Controller can also enable a power saving mode by gating the controller core's clock (AHB clock) or powering down the connected SPRAM. Note that this power saving mode is different for the power savings via SRP.

#### • Data FIFO RAM Interface

The multiple FIFOs used by the controller core are not actually located within the controller core itself, but on the SPRAM (Single-Port RAM). FIFOs are dynamically sized, thus are allocated at run-time in the SPRAM. When the CPU, DMA, or the controller core attempts to read/write to FIFOs, those accesses are routed through the data FIFO RAM interface.

### 20.3.2 Memory Layout

The following diagram illustrates the memory layout of the OTG\_FS registers which are used to configure and control the USB Controller Core. Note that USB External Controller uses a separate set of registers (called wrap registers).




Figure 20-2. OTG\_FS Register Layout

### 20.3.2.1 Control & Status Registers

#### Global CSRs

These registers are responsible for the configuration/control/status of the global features of OTG\_FS (i.e., features which are common to both Host and Device modes). These features include OTG control (HNP, SRP, and A/B-device detection), USB configuration (selecting Host or Device mode and PHY selection), and system-level interrupts. Software can access these registers whilst in Host or Device modes.

#### • Host Mode CSRs

These registers are responsible for the configuration/control/status when operating in Host mode, thus should only be accessed when operating in Host mode. Each channel will have its own set of registers within the Host mode CSRs.

#### • Device Mode CSRs

These registers are responsible for the configuration/control/status when operating in Device mode, thus should only be accessed when operating in Device mode. Each Endpoint will have its own set of registers within the Device mode CSRs.

#### · Power and Clock Gating

A single register used to control power-down and gate various clocks.

#### 20.3.2.2 FIFO Access

The OTG\_FS makes use of multiple FIFOs to buffer transmitted or received data payloads. The number and type of FIFOs are dependent on Host or Device mode, and the number of channels or endpoints used (see Section 20.3.3). There are two ways to access the FIFOs: DMA mode and Slave mode. When using Slave mode, the CPU will need to access to these FIFOs by reading and writing to either the DFIFO push/pop regions or the DFIFO read/write debug region. FIFO access is governed by the following rules:

- Read access to any address in any one of the 4 KB push/pop regions will result in a pop from the shared RX FIFO.
- Write access to a particular 4 KB push/pop region will result in a push to the corresponding endpoint or channel's TX FIFO given that the endpoint is an IN endpoint, or the channel is an OUT channel.
  - In Device mode, data is pushed to the corresponding IN endpoint's dedicated TX FIFO.
  - In Host mode, data is pushed to the non-periodic TX FIFO or the periodic TX FIFO depending on whether the channel is a non-periodic channel, or a periodic channel.
- Access to the 128 KB read/write region will result in direct read/write instead of a push/pop. This is generally used for debugging purposes only.

Note that pushing and popping data to and from the FIFOs by the CPU is only required when operating in Slave mode. When operating in DMA mode, the internal DMA will handle all pushing/popping of data to and from the TX and RX FIFOs.

#### 20.3.3 FIFO and Queue Organization

The FIFOs in OTG\_FS are primarily used to hold data packet payloads (the data field of USB Data packets). TX FIFOs are used to store data payloads that will be transmitted by OUT transactions in Host mode or IN transactions in Device mode. RX FIFOs are used to store received data payloads of IN transactions in Host mode

or OUT transactions in Device mode. In addition to storing data payloads, RX FIFOs also store a status entry for each data payload. Each status entry contains information about a data payload such as channel number, byte count, and validity status. When operating in slave mode, status entries are also used to indicate various channel events.

The portion of SPRAM that can be used for FIFO allocation has a depth of 256 and a width of 35 bits (32 data bits plus 3 control bits). The multiple FIFOs used by each channel (in Host mode) or endpoint (in Device mode) are allocated into the SPRAM and can be dynamically sized.

#### 20.3.3.1 Host Mode FIFOs and Queues

The following FIFOs are used when operating in Host mode (see Figure 20-3):

- Non-periodic TX FIFO: Stores data payloads of bulk and control OUT transactions for all channels.
- Periodic TX FIFO: Stores data payloads of interrupt or isochronous OUT transactions for all channels.
- RX FIFO: Stores data payloads of all IN transactions, and status entries that are used to indicate size of data payloads and transaction/channel events such as transfer complete or channel halted.




Figure 20-3. Host Mode FIFOs

In addition to FIFOs, Host mode also contains two request queues used to queue up the various transaction request from the multiple channels. Each entry in a request queue holds the IN/OUT channel number along with other information to perform the transaction (such as transaction type). Request queues are also used to queue other types of requests such as a channel halt request.

Unlike FIFOs, request queues are fixed in size and cannot be accessed directly by software. Rather, once a channel is enabled, requests will be automatically written to the request queue by the Host core. The order in which the requests are written into the queue determines the sequence of transactions on the USB.

Host mode contains the following request gueues:

• Non-periodic request queue: Request queue for all non-periodic channels (bulk and control). The queue has a depth of four entries.

• **Periodic request queue**: Request queue for all periodic channels (interrupt and isochronous). The queue has a depth of eight entries.

When scheduling transactions, hardware will execute all requests on the periodic request queue first before executing requests on the non-periodic request queue.

#### 20.3.3.2 Device Mode FIFOs




Figure 20-4. Device Mode FIFOs

The following FIFOs are used when operating in Device mode (See Figure 20-4):

- **RX FIFO**: Stores data payloads received in Data packet, and status entries (used to indicate size of those data payloads).
- **Dedicated TX FIFO**: Each active IN endpoint will have a dedicated TX FIFO used to store all IN data payloads of that endpoint, regardless of the transaction type (both periodic and non-periodic IN transactions).

Due to the dedicated FIFOs, Device mode does not use any request queues. Instead, the order of IN transactions are determined by the Host.

#### 20.3.4 Interrupt Hierarchy

OTG\_FS provides a single interrupt line which can be routed via the interrupt matrix to one of the CPUs. The interrupt signal can be unmasked by setting USB\_GLBLINTRMSK. The OTG\_FS interrupt is an OR of all bits in the USB\_GINTSTS\_REG register, and the bits in USB\_GINTSTS\_REG can be unmasked by setting the corresponding bits in the USB\_GINTMSK\_REG register. USB\_GINTSTS\_REG contains system level interrupts,

and also specific bits for Host or Device mode interrupts, and OTG specific interrupts. OTG\_FS interrupt sources are organized as Figure 20-5 shows.

The following bits of the USB\_GINTSTS\_REG register indicate an interrupt source lower in the hierarchy:

- USB\_PRTINT indicates that the Host port has a pending interrupt. The USB\_HPRT\_REG register indicates the interrupt source.
- USB\_HCHINT indicates that one or more Host channels have a pending interrupt. Read the USB\_HAINT\_REG register to determine which channel(s) have a pending interrupt, then read the pending channel's USB\_HCINTn\_REG register to determine the interrupt source.
- USB\_OEPINT indicates that one or more OUT endpoints have a pending interrupt. Read the USB\_DAINT\_REG register to determine which OUT endpoint(s) have a pending interrupt, then read the USB\_DOEPINTn\_REG register to determine the interrupt source.
- USB\_IEPINT indicates that one or more IN endpoints have a pending interrupt. Read the USB\_DAINT\_REG register to determine which IN endpoint(s) are pending, then read the pending IN endpoint's USB\_DIEPINTn\_REG register to determine the interrupt source.
- USB OTGINT indicates an On-The-Go event has triggered an interrupt. Read the USB GOTGINT REG register to determine which OTG event(s) triggered the interrupt.




Figure 20-5. OTG\_FS Interrupt Hierarchy

#### **DMA Modes and Slave Mode** 20.3.5

USB On-The-Go supports three ways to access memory: Scatter/Gather DMA mode, Buffer DMA mode, and Slave mode.

#### 20.3.5.1 Slave Mode

When operating in Slave mode, all data payloads must be pushed/popped to and from the FIFOs by the CPU.

- When transmitting a packet using IN endpoints or OUT channels, the data payload must be pushed into the corresponding endpoint or channel's TX FIFO.
- When receiving a packet, the packet's status entry must first be popped off the RX FIFO by reading USB\_GRXSTSP\_REG. The status entry should be used to determine the length of the packet's payload (in bytes). The corresponding number of bytes must then be manually popped off the RX FIFO by reading from the RX FIFO's memory region.

#### 20.3.5.2 Buffer DMA Mode

Buffer mode is similar to Slave mode but utilizes the internal DMA to push and pop data payloads to the FIFOs.

- When transmitting a packet using IN endpoints or OUT channels, the data payload's address in memory should be written to the USB\_HCDMAn\_REG (in Host mode) or USB\_DOEPDMAn\_REG (in Device mode) registers. When the endpoint or channel is enabled, the internal DMA will push the data payload from memory into the TX FIFO of the channel or endpoint.
- · When receiving a packet using OUT endpoints or IN channels, the address of an empty buffer in memory should be written to the USB\_HCDMAn\_REG (in Host mode) or USB\_DOEPDMAn\_REG (in Device mode) registers. When the endpoint or channel is enabled, the internal DMA will pop the data payload from RX FIFO into the buffer.

### 20.3.5.3 Scatter/Gather DMA Mode




Figure 20-6. Scatter/Gather DMA Descriptor List

When operating in Scatter/Gather DMA mode, buffers containing data payloads can be scattered throughout memory. Each endpoint or channel will have a contiguous DMA descriptor list, where each descriptor contains a 32-bit pointer to the data payload or buffer and a 32-bit buffer descriptor (BufferStatus Quadlet). The data payloads and buffers can correspond to a single transaction (i.e., < 1 MPS bytes) or an entire transfer (> 1 MPS bytes). (MPS: maximum packet size) The list is implemented as a ring buffer meaning that the DMA will return to the first entry when it encounters the last entry on the list.

- When transmitting a transfer/transaction using IN endpoints or OUT channels, the DMA will gather the data payloads from the multiple buffers and push them into a TX FIFO.
- When receiving a transfer/transaction using OUT endpoints or IN channels, the DMA will pop the received data payloads from the RX FIFO and scatter them to the multiple buffers pointed to by the DMA list entries.

### 20.3.6 Transaction and Transfer Level Operation

When operating in either Host or Device mode, communication can operate either at the transaction level or the transfer level.

#### 20.3.6.1 Transaction and Transfer Level in DMA Mode

When operating at the transfer level in DMA Host mode, software is interrupted only when a channel has been halted. Channels are halted when their programmed transfer size has completed successfully, has received a STALL, or if there are excessive transaction errors (i.e., 3 consecutive transaction errors). When operating in DMA Device mode, all errors are handled by the controller core itself.

When operating at the transaction level in DMA mode, the transfer size is set to the size of one data packet (either a maximum packet size or a short packet size).

## 20.3.6.2 Transaction and Transfer Level in Slave Mode

When operating at the transaction level in Slave Mode, transfers are handled one transaction at a time. Each data payload should correspond to a single data packet, and software must determine whether a retry of the transaction is necessary based on the handshake response received on the USB (e.g., ACK or NAK).

The following table describes transaction level operation in Slave mode for both IN and OUT transactions.

Table 20-1. IN and OUT Transactions in Slave Mode

Host Mode	Device Mode
OUT Transactions	

- 1. Software specifies the size of the data packet and the number of data packets (1 data packet) in the USB\_HCTSIZn\_REG register, enables the channel, then copies the packet's data payload into the TX FIFO.
- 2. When the last DWORD of the data payload has been pushed, the controller core will automatically write a request into the appropriate request queue.
- 3. If the transaction was successful, the USB XFERCOMPL interrupt will be generated. If the transaction was unsuccessful, an error interrupt (e.g. USB\_H\_NACKn) will occur.
- 1. Software specifies the expected size of the data packet (1 MPS) and the number of data packets (1 data packet) in the USB\_DIEPTSIZn\_REG register. Once the endpoint is enabled, it will wait for the host to transmit a packet to it.
- 2. The received packet will be pushed into the RX FIFO along with a packet status entry.
- 3. If the transaction was unsuccessful (e.g., due to a full RX FIFO), the endpoint will automatically NAK the incoming packet.

#### **IN Transactions**

- 1. Software specifies the expected size of the data packet and the number of packets (1 data packet) in the USB\_HCTSIZn\_REG register, then enables the channel.
- 2. The controller core will automatically write a request into the appropriate request queue.
- 3. If the transaction was successful, the received data along with a status entry should be written to the RX FIFO. If the transaction was unsuccessful, an error interrupt (e.g., USB\_H\_NACKn) will occur.
- 1. Software specifies the size of the data packet and the number of data packets (1 data packet) in the USB\_DIEPTSIZn\_REG register. Once the endpoint is enabled, it will wait for the host to read the packet.
- 2. When the packet has been transmitted, the USB\_XFERCOMPL interrupt will be generated.

When operating at the transfer level in Slave mode, one or more transaction-level operations can be pipelined thus being analogous to transfer level operation in DMA mode. Within pipelined transactions, multiple packets of the same transfer can be read/written from the FIFOs in single instance, thus preventing the need for interrupting the software on a per-packet basis.

Operating on a transfer level in Slave mode is similar to operating on the transaction-level, except the transfer size and packet count for each transfer in the USB\_HCTSIZn\_REG or USB\_DIEPTSIZn\_REG register will need to be set to reflect the entire transfer. After the channel or endpoint is enabled, multiple data packets worth of payloads should be written to or read from the TX or RX FIFOs respectively (given that there is enough space or enough data).

#### 20.4 **OTG**

USB OTG allows OTG devices to act in the USB Host role or the USB Device role. Thus, OTG devices will typically have a Mini-AB or Micro-AB receptacle so that it can receive an A-plug or B-plug. OTG devices will become either an A-device or a B-device depending on whether an A-plug or a B-plug is connected.

- A-device defaults to the Host role (A-Host) whilst B-device defaults to the Device role (B-Peripheral).
- A-device and B-device may exchange roles by using the Host Negotiation Protocol (HNP), thus becoming A-peripheral and B-Host.
- · A-device can turn off Vbus to save power. B-device can then wake up the A-device by requesting it to turn on Vbus and start a new session. This mechanism is called session request protocol (SRP).
- A-device always powers Vbus even if it is an A-peripheral.

OTG devices are able to determine whether they are connected to an A plug or a B plug using the ID pin of the plugs. The ID pin in A-plugs are pulled to ground whilst B-plugs have the ID pin left floating.

#### 20.4.1 **OTG** Interface

The OTG\_FS supports both the Session Request Protocol (SRP) and Host Negotiation Protocol (HNP) of the OTG Revision 1.3 specification. The OTG\_FS controller core interfaces with the transceiver (internal or external) using the UTMI+ OTG interface. The UTMI+ OTG interface allows the controller core to manipulate the transceiver for OTG purposes (e.g., enabling/disabling pull-ups and pull-downs in HNP), and also allows the transceiver to indicate OTG related events. If an external transceiver is used instead, the UTMI+ OTG interface signals will be routed to the ESP32-S3's GPIOs instead through GPIO Matrix, please refer to Chapter 3 IO MUX and GPIO Matrix (GPIO, IO MUX). The UTMI+ OTG interface signals are described in Table 20-2.

Table 20-2. UTMI OTG Interface

Signal Name	I/O	Description
		Mini A/B Plug Indicator. Indicates whether the connected plug is mini-A or
usb_otg_iddig_in		mini-B. Valid only when usb_otg_idpullup is sampled asserted.
usb_otg_iddig_ii1		1'b0: Mini-A connected
		1'b1: Mini-B connected
		A-Peripheral Session Valid. Indicates if the voltage Vbus is at a valid level
usb_otg_avalid_in		for an A-peripheral session. The comparator thresholds are:
usb_otg_avalid_ii1		1'b0: Vbus <0.8 V
		1'b1: Vbus = 0.2 V to 2.0 V
		B-Peripheral Session Valid. Indicates if the voltage Vbus is at a valid level
usb_otg_bvalid_in		for a B-peripheral session. The comparator thresholds are:
usb_otg_bvallu_ii1	'	1'b0: Vbus <0.8 V
		1'b1: Vbus = 0.8 V to 4 V
		Vbus Valid. Indicates if the voltage Vbus is valid for A/B-device/peripheral
usb_otg_vbusvalid_in	,	operation. The comparator thresholds are:
usb_otg_vbusvaliu_li1	'	1'b0: Vbus <4.4 V
		1'b1: Vbus >4.75 V

Signal Name	1/0	Description					
		B-device Session End. Indicates if the voltage Vbus is below the B-device					
uph are account in		Session End threshold. The comparator thresholds are:					
usb_srp_sessend_in		1'b0: Vbus >0.8 V					
		1'b1: Vbus <0.2 V					
uch ota idpullup	0	Analog ID input Sample Enable. Enables sampling the analog ID line.					
usb_otg_idpullup		1'b0: ID pin sampling disabled					
		1'b1: ID pin sampling enabled					
uch ata danulldawa	0	D+ Pull-down Resistor Enable. Enables the 15 k $\Omega$ pull-down resistor on					
usb_otg_dppulldown		the D+ line.					
uch ota dmoulldown	0	D- Pull-down Resistor Enable. Enables the 15 k $\Omega$ pull-down resistor on					
usb_otg_dmpulldown		the D- line.					
		Drive Vbus. Enables driving Vbus to 5 V.					
usb_otg_drvvbus	0	1'b0: Do not drive Vbus					
		1'b1: Drive Vbus					
		Vbus Input Charge Enable. Directs the PHY to charge Vbus.					
usb_srp_chrgvbus	0	1'b0: Do not charge Vbus through a resistor					
		1'b1: Charge Vbus through a resistor (must be active for at least 30 ms)					
		Vbus Input Discharge Enable. Directs the PHY to discharge Vbus.					
usb_srp_dischrgvbus	0	1'b0: Do not discharge Vbus through a resistor.					
usb_srp_uiscrirgvbus		1'b1: Discharge Vbus through a resistor (must be active for at least 50					
		ms).					

#### 20.4.2 ID Pin Detection

Bit USB\_CONIDSTS in register USB\_GOTGCTL\_REG indicates whether the OTG controller is an A-device (1'b0) or a B-device (1'b1). The USB\_CONIDSTSCHNG interrupt will trigger whenever there is a change to USB\_CONIDSTS (i.e., when a plug is connected or disconnected).

#### Session Request Protocol (SRP)

#### 20.4.3.1 **A-Device SRP**

Figure 20-7 illustrates the flow of SRP when the OTG\_FS is acting as an A-device (i.e., default host and the device that powers Vbus).

- 1. To save power, the application suspends and turns off port power when the bus is idle by writing to the Port Suspend (USB\_PRTSUSP to 1'b0) and Port Power (USB\_PRTPWR to 1'b0) bits in the Host Port Control and Status register.
- 2. PHY indicates port power off by deasserting the usb\_otg\_vbusvalid\_in signal.
- 3. The A-device must detect SE0 for at least 2 ms to start SRP when Vbus power is off.
- 4. To initiate SRP, the B-device turns on its data line pull-up resistor for 5 to 10 ms. The OTG\_FS core detects data-line pulsing.
- 5. The device drives Vbus above the A-device session valid (2.0 V minimum) for Vbus pulsing. The OTF\_FS core interrupts the application on detecting SRP. The Session Request Detected bit (USB\_SESSREQINT) is set in Global Interrupt Status register.

Figure 20-7. A-Device SRP

- 6. The application must service the Session Request Detected interrupt and turn on the Port Power bit by writing the Port Power bit in the Host Port Control and Status register. The PHY indicates port power-on by asserting usb\_otg\_vbusvalid\_in signal.
- 7. When the USB is powered, the B-device connects, completing the SRP process.

#### 20.4.3.2 B-Device SRP

Figure 20-8 illustrates the flow of SRP when the OTG\_FS is acting as a B-device (i.e., does not power Vbus).




Figure 20-8. B-Device SRP

1. To save power, the host (A-device) suspends and turns off port power when the bus is idle. PHY indicates port power off by deasserting the usb\_otg\_vbusvalid\_in signal. The OTG\_FS core sets the Early Suspend bit in the Core Interrupt register (USB\_ERLYSUSP interrupt) after detecting 3 ms of bus idleness. Following this, the OTF\_FS core sets the USB Suspend bit (USB\_USBSUSP) in the Core Interrupt register. The PHY

indicates the end of the B-device session by deasserting the usb\_otg\_bvalid\_in signal.

- 2. The OTG\_FS core asserts the usb\_otg\_dischrgvbus signal to indicate to the PHY to speed up Vbus discharge.
- 3. The PHY indicates the session's end by asserting the usb\_otg\_sessend\_in signal. This is the initial condition for SRP. The OTG\_FS core requires 2 ms of SE0 before initiating SRP. For a USB 1.1 full-speed serial transceiver, the application must wait until Vbus discharges to 0.2 V after USB\_BSESVLD is deasserted.
- 4. The application waits for 1.5 seconds (TB\_SE0\_SRP time) before initiating SRP by writing the Session Request bit (USB\_SESREQ) in the OTG Control and Status register. The OTG\_FS core performs data-line pulsing followed by Vbus pulsing.
- 5. The host (A-device) detects SRP from either the data-line or Vbus pulsing, and turns on Vbus. The PHY indicates Vbus power-on by asserting usb\_otg\_vbusvalid\_in.
- 6. The OTG\_FS core performs Vbus pulsing by asserting usb\_srp\_chrgvbus. The host (A-device) starts a new session by turning on Vbus, indicating SRP success. The OTG\_FS core interrupts the application by setting the Session Request Success Status Change bit (USB\_SESREQSC) in the OTG Interrupt Status register. The application reads the Session Request Success bit in the OTG Control and Status register.
- 7. When the USB is powered, the OTG\_FS core connects, completing the SRP process.

### 20.4.4 Host Negotiation Protocol (HNP)

### 20.4.4.1 A-Device HNP

Figure 20-9 illustrates the flow of HNP when the OTG\_FS is acting as an A-device.




Figure 20-9. A-Device HNP

- The OTG\_FS core sends the B-device a SetFeature b\_hnp\_enable descriptor to enable HNP support. The B-device's ACK response indicates that the B-device supports HNP. The application must set Host Set HNP Enable bit (USB\_HSTSETHNPEN) in the OTG Control and Status register to indicate to the OTG\_FS core that the B-device supports HNP.
- 2. When it has finished using the bus, the application suspends by writing the Port Suspend bit (USB\_PRTSUSP) in the Host Port Control and Status register.
- 3. When the B-device observes a USB suspend, it disconnects, indicating the initial condition for HNP. The B-device initiates HNP only when it must switch to the host role; otherwise, the bus continues to be

suspended. The OTG\_FS core sets the Host Negotiation Detected interrupt (USB\_HSTNEGDET) in the OTG Interrupt Status register, indicating the start of HNP. The OTG\_FS core deasserts the usb\_otg\_dppulldown and usb\_otg\_dmpulldown signals to indicate a device role. The PHY enables the D+ pull-up resistor, thus indicates a connection for the B-device. The application must read the Current Mode bit (USB\_CURMOD\_INT) in the OTG Control and Status register to determine Device mode operation.

- 4. The B-device detects the connection, issues a USB reset, and enumerates the OTG\_FS core for data traffic.
- 5. The B-device continues the host role, initiating traffic, and suspends the bus when done. The OTG\_FS core sets the Early Suspend bit (USB\_ERLYSUSP) in the Core Interrupt register after detecting 3 ms of bus idleness. Following this, the OTG\_FS core sets the USB Suspend bit (USB\_USBSUSP) in the Core Interrupt register.
- 6. In Negotiated mode, the OTG\_FS core detects the suspend, disconnects, and switches back to the host role. The OTG\_FS core asserts the usb\_otg\_dppulldown and usb\_otg\_dmpulldown signals to indicate its assumption of the host role.
- 7. The OTG\_FS core sets the Connector ID Status Change interrupt (USB\_CONIDSTS) in the OTG Interrupt Status register. The application must read the connector ID status in the OTG Control and Status register to determine the OTG\_FS core's operation as an A-device. This indicates the completion of HNP to the application. The application must read the Current Mode bit in the OTG Control and Status register to determine Host mode operation.
- 8. The B-device connects, completing the HNP process.

#### 20.4.4.2 B-Device HNP

Figure 20-10 illustrates the flow of HNP when the OTG\_FS is acting as an B-device.




Figure 20-10. B-Device HNP

- 1. The A-device sends the SetFeature b\_hnp\_enable descriptor to enable HNP support. The OTG\_FS core's ACK response indicates that it supports HNP. The application must set the Device HNP Enable bit (USB\_DEVHNPEN) in the OTG Control and Status register to indicate HNP support. The application sets the HNP Request bit (USB\_DEVHNPEN) in the OTG Control and Status register to indicate to the OTG\_FS core to initiate HNP.
- 2. When A-device has finished using the bus, it suspends the bus.

- (a) The OTG\_FS core sets the Early Suspend bit (USB\_ERLYSUSP) in the Core Interrupt register after 3 ms of bus idleness. Following this, the OTG\_FS core sets the USB Suspend bit (USB\_USBSUSP) in the Core Interrupt register. The OTG\_FS core disconnects and the A-device detects SE0 on the bus, indicating HNP.
- (b) The OTG\_FS core asserts the usb\_otg\_dppulldown and usb\_otg\_dmpulldown signals to indicate its assumption of the host role.
- (c) The A-device responds by activating its D+ pull-up resistor within 3 ms of detecting SE0. The OTG\_FS core detects this as a connect.
- (d) The OTG\_FS core sets the Host Negotiation Success Status Change interrupt in the OTG Interrupt Status register (USB\_CONIDSTS), indicating the HNP status. The application must read the Host Negotiation Success bit (USB\_HSTNEGSCS) in the OTG Control and Status register to determine host negotiation success. The application must read the Current Mode bit (USB CURMOD INT) in the Core Interrupt register to determine Host mode operation.
- 3. Program the USB\_PRTPWR bit to 1'b1. This drives Vbus on the USB.
- 4. Wait for the USB\_PRTCONNDET interrupt. This indicates that a device is connected to the port.
- 5. The application sets the reset bit (USB\_PRTRST) and the OTG\_FS core issues a USB reset and enumerates the A-device for data traffic.
- 6. Wait for the USB PRTENCHNG interrupt.
- 7. The OTG\_FS core continues the host role of initiating traffic, and when done, suspends the bus by writing the Port Suspend bit (USB\_PRTSUSP) in the Host Port Control and Status register.
- 8. In Negotiated mode, when the A-device detects a suspend, it disconnects and switches back to the host role. The OTG\_FS core deasserts the usb\_otg\_dppulldown and usb\_otg\_dmpulldown signals to indicate the assumption of the device role.
- 9. The application must read the Current Mode bit (USB\_CURMOD\_INT) in the Core Interrupt register to determine the Host mode operation.
- 10. The OTG\_FS core connects, completing the HNP process.

# 21 USB Serial/JTAG Controller (USB\_SERIAL\_JTAG)

The ESP32-S3 contains an USB Serial/JTAG Controller. This unit can be used to program the SoC's flash, read program output, as well as attach a debugger to the running program. All of these are possible for any computer with a USB host ('host' in the rest of this text) without any active external components.

#### 21.1 Overview

The workflow of developing on previous versions of Espressif chips generally use two methods of communication with the SoC: one is a serial port and the other is the JTAG debugging port. The serial port is a two-wire interface traditionally used to push new firmware-under-development to the chip ('programming'). As most modern computers do not have a compatible serial port anymore, interfacing to this serial port requires an USB-to-serial converter IC or board. After programming is finished, the port is used to monitor any debugging output from the program, in order to keep an eye on the general state of program execution. When program execution is not what the developer expects (i.e. the program crashes), the JTAG debugging port is then used to inspect the state of the program and its variables and set break- and watchpoints. This requires interfacing with the JTAG debug port, which generally requires an external JTAG adapter.

All these external interfaces take up six pins in total, which cannot be used for other purposes while debugging. Especially on devices with small packages, like the ESP32-S3, not being able to use these pins can be limiting to a design.

In order to alleviate this issue, as well as to negate the need for external devices, the ESP32-S3 contains an USB Serial/JTAG Controller, which integrates the functionality of both an USB-to-serial converter as well as those of an USB-to-JTAG adapter. As this device directly interfaces to an external USB host using only the two data lines required by USB Specification 1.1, debugging the ESP32-S3 only requires two pins to be dedicated to this functionality.

### 21.2 Features

- USB Full-speed device.
- Can be configured to either use internal USB PHY of ESP32-S3 or external PHY via GPIO matrix.
- Fixed function device, hardwired for CDC-ACM (Communication Device Class Abstract Control Model) and JTAG adapter functionality.
- 2 OUT Endpoints, 3 IN Endpoints in addition to Control Endpoint 0; Up to 64-byte data payload size.
- Internal PHY, so no or very few external components needed to connect to a host computer.
- CDC-ACM adherent serial port emulation is plug-and-play on most modern OSes.
- JTAG interface allows fast communication with CPU debug core using a compact representation of JTAG instructions.
- CDC-ACM supports host controllable chip reset and entry into download mode.

As shown in Figure 21-1, the USB Serial/JTAG Controller consists of an USB PHY, a USB device interface, a JTAG command processor and a response capture unit, as well as the CDC-ACM registers. The PHY and part of the device interface are clocked from a 48 MHz clock derived from the main PLL, the rest of the logic is clocked from APB\_CLK. The JTAG command processor is connected to the JTAG debug unit of the main processor; the




Figure 21-1. USB Serial/JTAG High Level Diagram

CDC-ACM registers are connected to the APB bus and as such can be read from and written to by software running on the main CPU.

Note that while the USB Serial/JTAG device is a USB 2.0 device, it only supports Full-speed (12 Mbps) and not the High-speed (480 Mbps) mode the USB2.0 standard introduced.

Figure 21-2 shows the internal details of the USB Serial/JTAG controller on the USB side. The USB Serial/JTAG Controller consists of an USB 2.0 Full Speed device. It contains a control endpoint, a dummy interrupt endpoint, two bulk input endpoints as well as two bulk output endpoints. Together, these form an USB Composite device, which consists of an CDC-ACM USB class device as well as a vendor-specific device implementing the JTAG interface. On the SoC side, the JTAG interface is directly connected to the debugging interface of the two Xtensa CPUs, allowing debugging of programs running on that core. Meanwhile, the CDC-ACM device is exposed as a set of registers, allowing a program on the CPU to read and write from this. Additionally, the ROM startup code of the SoC contains code allowing the user to reprogram attached flash memory using this interface.




Figure 21-2. USB Serial/JTAG Block Diagram

#### **Functional Description** 21.3

The USB Serial/JTAG Controller interfaces with an USB host processor on one side, and the CPU debug hardware as well as the software running on the USB port on the other side.

#### 21.3.1 **USB Serial/JTAG host connection**

As shown in Figure 21-3, interfacing with an USB host connection on the physical level is done with a PHY. The ESP32-S3 has an internal PHY, which is shared between the USB-OTG and the USB Serial/JTAG hardware. Either one of these can use the internal PHY. Optionally, the signals from the unit not using the internal PHY can be routed out via the GPIO matrix to IO pads. Adding an external USB PHY to these pads results in a second usable USB port.

The actual routing from USB Serial/JTAG Controller and USB-OTG to internal and external PHYs initially is decided using eFuses as described in Table 21-6. This configuration can later be modified using register writes.




Figure 21-3. USB Serial/JTAG and USB-OTG Internal/External PHY Routing Diagram

The CPU JTAG signals can be routed to the USB Serial/JTAG Controller or external GPIO pads using eFuses and when the user program has started, software control as well. At that time, the JTAG signals from the USB Serial/JTAG can also be routed to the GPIO matrix. This allows debugging a secondary SoC via JTAG using the ESP32-S3 USB Serial/JTAG Controller.




Figure 21-4. JTAG Routing Diagram

### 21.3.2 CDC-ACM USB Interface Functional Description

The CDC-ACM interface adheres to the standard USB CDC-ACM class for serial port emulation. It contains a dummy interrupt endpoint (which will never send any events, as they are not implemented nor needed) and a Bulk IN as well as a Bulk OUT endpoint for the host's received and sent serial data respectively. These endpoints can handle 64-byte packets at a time, allowing for high throughput. As CDC-ACM is a standard USB device class, a host generally does not need any special installation procedures for it to function: when the USB debugging device is properly connected to a host, the operating system should show a new serial port moments later.

The CDC-ACM interface accepts the following standard CDC-ACM control requests:

Command Action SEND BREAK Accepted but ignored (dummy) SET LINE CODING Accepted but ignored (dummy) GET\_LINE\_CODING Always returns 9600 baud, no parity, 8 databits, 1 stopbit SET CONTROL LINE STATE Set the state of the RTS/DTR lines, see Table 21-2

Table 21-1. Standard CDC-ACM Control Requests

Aside from general-purpose communication, the CDC-ACM interface also can be used to reset the ESP32-S3 and optionally make it go into download mode in order to flash new firmware. This is done by setting the RTS and DTR lines on the virtual serial port.

**RTS** DTR Action 0 Clear download mode flag 0 0 1 Set download mode flag 1 0 Reset ESP32-S3 No action 1 1

Table 21-2. CDC-ACM Settings with RTS and DTR

Note that if the download mode flag is set when the ESP32-S3 is reset, the ESP32-S3 will reboot into download mode. When this flag is cleared and the chip is reset, the ESP32-S3 will boot from flash. For specific sequences, please refer to Section 21.4. All these functions can also be disabled by programming various eFuses, please refer to Chapter 2 eFuse Controller for more details.

#### 21.3.3 CDC-ACM Firmware Interface Functional Description

As the USB Serial/JTAG Controller is connected to the internal APB bus of the ESP32-S3, the CPU can interact with it. This is mainly used to read and write data from and to the virtual serial port on the attached host.

USB CDC-ACM serial data is sent to and received from the host in packets of 0 to 64 bytes in size. When enough CDC-ACM data has accumulated in the host, the host will send a packet to the CDC-ACM receive endpoint, and when the USB Serial/JTAG Controller has a free buffer, it will accept this packet. Conversely, the host will check periodically if the USB Serial/JTAG Controller has a packet ready to be sent to the host, and if so, receive this packet.

Firmware can get notified of new data from the host in one of two ways. First of all, the USB\_SERIAL\_JTAG\_SERIAL\_OUT\_EP\_DATA\_AVAIL bit will remain set to 1 as long as there still is unread host data in the buffer. Secondly, the availability of data will trigger the USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT interrupt as well.

When data is available, it can be read by firmware by repeatedly reading bytes from USB\_SERIAL\_JTAG\_EP1\_REG. The amount of bytes to read can be determined by checking the USB REG SERIAL OUT EP DATA AVAIL bit after reading each byte to see if there is more data to read. After all data is read, the USB debug device is automatically readied to receive a new data packet from the host.

When the firmware has data to send, it can do so by putting it in the send buffer and triggering a flush, allowing the host to receive the data in a USB packet. In order to do so, there needs to be space available in the send buffer. Firmware can check this by reading USB\_REG\_SERIAL\_IN\_EP\_DATA\_FREE; a 1 in this register field indicates there is still free room in the buffer. While this is the case, firmware can fill the buffer by writing bytes to the USB\_SERIAL\_JTAG\_EP1\_REG register.

Writing the buffer doesn't immediately trigger sending data to the host. This does not happen until the buffer is flushed; a flush causes the entire buffer to be readied for reception by the USB host at once. A flush can be triggered in two ways: after the 64th byte is written to the buffer, the USB hardware will automatically flush the buffer to the host. Alternatively, firmware can trigger a flush by writing a 1 to USB REG SERIAL WR DONE.

Regardless of how a flush is triggered, the send buffer will be unavailable for firmware to write into until it has been fully read by the host. As soon as this happens, the USB\_SERIAL\_JTAG\_SERIAL\_IN\_EMPTY\_INT interrupt will be triggered, indicating the send buffer can receive another 64 bytes.

#### 21.3.4 USB-to-JTAG Interface

The USB-to-JTAG interface uses a vendor-specific class for its implementation. It consists of two endpoints, one to receive commands and one to send responses. Additionally, some less time-sensitive commands can be given as control requests.

#### 21.3.5 JTAG Command Processor

Commands from the host to the JTAG interface are interpreted by the JTAG command processor. Internally, the JTAG command processor implements a full four-wire JTAG bus, consisting of the TCK, TMS and TDI output lines to the Xtensa CPUs, as well as the TDO line signalling back from the CPU to the JTAG response capture unit. These signals adhere to the IEEE 1149.1 JTAG standards. Additionally, there is a SRST line to reset the SoC.

The JTAG command processor parses each received nibble (4-bit value) as a command. As USB data is received in 8-bit bytes, this means each byte contains two commands. The USB command processor will execute high-nibble first and low-nibble second. The commands are used to control the TCK, TMS, TDI, and SRST lines of the internal JTAG bus, as well as signal the JTAG response capture unit that the state of the TDO line (which is driven by the CPU debug logic) needs to be captured.

Of this internal JTAG bus, TCK, TMS, TDI and TDO are connected directly to the JTAG debugging logic of the Xtensa CPUs. SRST is connected to the reset logic of the digital circuitry in the SoC and a high level on this line will cause a digital system reset. Note that the USB Serial/JTAG Controller itself is not affected by SRST.

A nibble can contain the following commands:

bit	3	2	1	0
CMD_CLK	0	cap	tms	tdi
CMD_RST	1	0	0	srst
CMD_FLUSH	1	0	1	0
CMD_RSV	1	0	1	1
CMD_REP	1	1	R1	R0

Table 21-3. Commands of a Nibble

- CMD\_CLK will set the TDI and TMS to the indicated values and emit one clock pulse on TCK. If the CAP bit is 1, it will also instruct the JTAG response capture unit to capture the state of the TDO line. This instruction forms the basis of JTAG communication.
- CMD\_RST will set the state of the SRST line to the indicated value. This can be used to reset the ESP32-S3.
- CMD\_FLUSH will instruct the JTAG response capture unit to flush the buffer of all bits it collected so the
  host is able to read them. Note that in some cases, a JTAG transaction will end in an odd number of
  commands and as such an odd number of nibbles. In this case, it is allowable to repeat the CMD\_FLUSH
  to get an even number of nibbles fitting an integer number of bytes.
- CMD\_RSV is reserved in the current implementation. The ESP32-S3 will ignore this command when it receives it.
- CMD\_REP repeats the last (non-CMD\_REP) command a certain number of times. It's intended goal is to compress command streams which repeat the same CMD\_CLK instruction multiple times. A command like

CMD CLK can be followed by multiple CMD REP commands. The number of repetitions done by one CMD\_REP can be expressed as  $no\_repetitions = (R1 \times 2 + R0) \times (4^{cmd\_rep\_count})$ , where cmd\_rep\_count is how many CMD\_REP instructions went directly before it. Note that the CMD\_REP is only intended to repeat a CMD\_CLK command. Specifically, using it on a CMD\_FLUSH command may lead to an unresponsive USB device, needing an USB reset to recover.

### USB-to-JTAG Interface: CMD\_REP usage example

Here is a list of commands as an illustration of the use of CMD REP. Note each command is a nibble; in this example the bytewise command stream would be 0x0D 0x5E 0xCF.

- 1. 0x0 (CMD\_CLK: cap=0, tdi=0, tms=0)
- 2. 0xD (CMD REP: R1=0, R0=1)
- 3. 0x5 (CMD\_CLK: cap=1, tdi=0, tms=1)
- 4. 0xE (CMD\_REP: R1=1, R0=0)
- 5. 0xC (CMD REP: R1=0, R0=0)
- 6. 0xF (CMD REP: R1=1, R0=1)

This is what happens at every step:

- 1. TCK is clocked with the TDI and TMS lines set to 0. No data is captured.
- 2. TCK is clocked another  $(0 \times 2 + 1) \times (4^2) = 1$  time with the same settings as step 1.
- 3. TCK is clocked with the TDI and TMS lines set to 0. Data on the TDO line is captured.
- 4. TCK is clocked another  $(1 \times 2 + 0) \times (4^0) = 2$  times with the same settings as step 3.
- 5. Nothing happens:  $(0 \times 2 + 0) \times (4^1) = 0$ . Note that this does increase cmd\_rep\_count for the next step.
- 6. TCK is clocked another  $(1 \times 2 + 1) \times (4^2) = 48$  times with the same settings as step 3.

In other words: This example stream has the same net effect as command 1 twice, then repeating command 3 for 51 times.

### USB-to-JTAG Interface: Response Capture Unit

The response capture unit reads the TDO line of the internal JTAG bus and captures its value when the command parser executes a CMD\_CLK with cap=1. It puts this bit into an internal shift register, and writes a byte into the USB buffer when 8 bits have been collected. Of these 8 bits, the least significant one is the one that is read from TDO the earliest.

As soon as either 64 bytes (512 bits) have been collected or a CMD\_FLUSH command is executed, the response capture unit will make the buffer available for the host to receive. Note that the interface to the USB logic is double-buffered. This way, as long as USB throughput is sufficient, the response capture unit can always receive more data: while one of the buffers is waiting to be sent to the host, the other one can receive more data. When the host has received data from its buffer and the response capture unit flushes its buffer, the two buffers change position.

This also means that a command stream can cause at most 128 bytes of capture data to be generated (less if there are flush commands in the stream) without the host acting to receive the generated data. If more data is

generated anyway, the command stream is paused and the device will not accept more commands before the generated capture data is read out.

Note that in general, the logic of the response capture unit tries not to send zero-byte responses: for instance, sending a series of CMD\_FLUSH commands will not cause a series of zero-byte USB responses to be sent. However, in the current implementation, some zero-byte responses may be generated in extraordinary circumstances. It's recommended to ignore these responses.

### 21.3.8 USB-to-JTAG Interface: Control Transfer Requests

Aside from the command processor and the response capture unit, the USB-to-JTAG interface also understands some control requests, as documented in the table below:

bmRequestType	bRequest	wValue	wIndex	wLength	Data
01000000b	0 (VEND_JTAG_SETDIV)	[divider]	interface	0	None
01000000b	1 (VEND_JTAG_SETIO)	[iobits]	interface	0	None
11000000b	2 (VEND_JTAG_GETTDO)	0	interface	1	[iostate]
10000000b	6 (GET_DESCRIPTOR)	0x2000	0	256	[jtag cap desc]

Table 21-4. USB-to-JTAG Control Requests

- VEND\_JTAG\_SETDIV sets the divider used. This directly affects the duration of a TCK clock pulse. The
  TCK clock pulses are derived from APB\_CLK, which is divided down using an internal divider. This control
  request allows the host to set this divider. Note that on startup, the divider is set to 2, meaning the TCK
  clock rate will generally be 40 MHz.
- VEND\_JTAG\_SETIO can bypass the JTAG command processor to set the internal TDI, TDO, TMS and SRST lines to given values. These values are encoded in the wValue field in the format of 11'b0, srst, trst, tck, tms, tdi.
- VEND\_JTAG\_GETTDO can bypass the JTAG response capture unit to read the internal TDO signal directly. This request returns one byte of data, of which the least significant bit represents the status of the TDO line.
- GET\_DESCRIPTOR is a standard USB request, however it can also be used with a vendor-specific wValue
  of 0x2000 to get the JTAG capabilities descriptor. This returns a certain amount of bytes representing the
  following fixed structure, which describes the capabilities of the USB-to-JTAG adapter. This structure
  allows host software to automatically support future revisions of the hardware without needing an update.

The JTAG capabilities descriptor of the ESP32-S3 is as follows. Note that all 16-bit values are little-endian.

Byte	Value	Description
0	1	JTAG protocol capabilities structure version
1	10	Total length of JTAG protocol capabilities
2	1	Type of this struct: 1 for speed capabilities struct
3	8	Length of this speed capabilities struct
4 ~ 5	8000	APB_CLK speed in 10 kHz increments. Note that the maximal TCK speed is half of this
6 <b>~</b> 7	1	Minimum divisor
8 <b>~</b> 9	255	Maximum divisor

Table 21-5. JTAG Capabilities Descriptor

#### 21.4 **Recommended Operation**

#### 21.4.1 Internal/external PHY selection

As the ESP32-S3 only has a single internal PHY, at first programming you may need to decide how that is going to be used in the intended application by burning eFuses to affect the initial USB configuration. This affects ROM download mode as well: while both USB-OTG as well as the USB Serial/JTAG controller allows serial programming, only USB-OTG supports the DFU protocol and only the USB Serial/JTAG controller supports JTAG debugging over USB. Even when not using USB, eFuse configuration is required when an external JTAG adapter will be used.

Table 21-6 indicates which eFuse to burn to get a certain boot-up configuration. Note that this is mostly relevant for the configuration in download mode and the bootloader as the configuration can be altered at runtime as soon as user code is running.

Use case	eFuses	Note
USB serial/JTAG on internal PHY only	None	-
USB OTG on internal PHY only	EFUSE_USB_PHY_SEL +	JTAG on GPIO pins
	EFUSE_DIS_USB_JTAG	
USB serial/JTAG on internal PHY, OTG on external	None	-
PHY		
USB OTG on internal PHY, USB serial/JTAG on exter-	EFUSE_USB_PHY_SEL	-
nal		

Table 21-6. Use cases and eFuse settings

After the user program is running, it can modify the initial configuration by setting registers. Specifically, RTC\_CNTL\_SW\_HW\_USB\_PHY\_SEL can be used to have software override the effect of EFUSE\_USB\_PHY\_SEL: if this bit is set, the USB PHY selection logic will use the value of the RTC CNTL\_SW\_USB\_PHY\_SEL bit in place of that of EFUSE\_USB\_PHY\_SEL.

### 21.4.2 Runtime operation

There is very little setup needed in order to use the USB Serial/JTAG Device. The USB-to-JTAG hardware itself does not need any setup aside from the standard USB initialization the host operating system already does. The CDC-ACM emulation, on the host side, also is plug-and-play.

On the firmware side, very little initialization should be needed either: the USB hardware is self-initializing and after boot-up, if a host is connected and listening on the CDC-ACM interface, data can be exchanged as described above without any specific setup aside from the firmware optionally setting up an interrupt service handler.

One thing to note is that there may be situations where the host is either not attached or the CDC-ACM virtual port is not opened. In this case, the packets that are flushed to the host will never be picked up and the transmit buffer will never be empty. It is important to detect this and time out, as this is the only way to reliably detect that the port on the host side is closed.

Another thing to note is that the USB device is dependent on both the PLL for the 48 MHz USB PHY clock, as well as APB\_CLK. Specifically, an APB\_CLK of 40 MHz or more is required for proper USB compliant operation, although the USB device will still function with most hosts with an APB\_CLK as low as 10 MHz. Behaviour

shown when this happens is dependent on the host USB hardware and drivers, and can include the device being unresponsive and it disappearing when first accessed.

More specifically, the APB\_CLK will be affected by clock gating the USB Serial/JTAG Controller, which may happen in Light-sleep. Additionally, the USB serial/JTAG Controller (as well as the attached Xtensa CPUs) will be entirely powered down in Deep-sleep mode. If a device needs to be debugged in either of these two modes, it may be preferable to use an external JTAG debugger and serial interface instead.

The CDC-ACM interface can also be used to reset the SoC and take it into or out of download mode. Generating the correct sequence of handshake signals can be a bit complicated: Most operating systems only allow setting or resetting DTR and RTS separately, and not in tandem. Additionally, some drivers (e.g. the standard CDC-ACM driver on Windows) do not set DTR until RTS is set and the user needs to explicitly set RTS in order to 'propagate' the DTR value. These are the recommended procedures:

To reset the SoC into download mode:

Table 21-7. Reset SoC into Download Mode

Action	Internal state	Note
Clear DTR	RTS=?, DTR=0	Initialize to known values
Clear RTS	RTS=0, DTR=0	-
Set DTR	RTS=0, DTR=1	Set download mode flag
Clear RTS	RTS=0, DTR=1	Propagate DTR
Set RTS	RTS=1, DTR=1	-
Clear DTR	RTS=1, DTR=0	Reset SoC
Set RTS	RTS=1, DTR=0	Propagate DTR
Clear RTS	RTS=0, DTR=0	Clear download flag

To reset the SoC into booting from flash:

Table 21-8. Reset SoC into Booting

Action	Internal state	Note
Clear DTR	RTS=?, DTR=0	-
Clear RTS	RTS=0, DTR=0	Clear download flag
Set RTS	RTS=1, DTR=0	Reset SoC
Clear RTS	RTS=0, DTR=0	Exit reset

#### **Register Summary** 21.5


The addresses in this section are relative to USB Serial/JTAG Controller base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Address	Access
Configuration Registers			
USB_SERIAL_JTAG_EP1_REG	Endpoint 1 FIFO register	0x0000	R/W
USB_SERIAL_JTAG_EP1_CONF_REG	Endpoint 1 configure and status register	0x0004	varies
USB_SERIAL_JTAG_CONF0_REG	Configure 0 register	0x0018	R/W
USB_SERIAL_JTAG_MISC_CONF_REG	MISC register	0x0044	R/W
USB_SERIAL_JTAG_MEM_CONF_REG	Memory power control	0x0048	R/W
USB_SERIAL_JTAG_TEST_REG	USB Internal PHY test register	0x001C	varies
Interrupt Registers			
USB_SERIAL_JTAG_INT_RAW_REG	Raw status interrupt	0x0008	R/WTC/SS
USB_SERIAL_JTAG_INT_ST_REG	Masked interrupt	0x000C	RO
USB_SERIAL_JTAG_INT_ENA_REG	Interrupt enable bits	0x0010	R/W
USB_SERIAL_JTAG_INT_CLR_REG	Interrupt clear bits	0x0014	WT
Status Registers			
USB_SERIAL_JTAG_JFIFO_ST_REG	USB-JTAG FIFO status	0x0020	varies
USB_SERIAL_JTAG_FRAM_NUM_REG	SOF frame number	0x0024	RO
USB_SERIAL_JTAG_IN_EP0_ST_REG	IN Endpoint 0 status	0x0028	RO
USB_SERIAL_JTAG_IN_EP1_ST_REG	IN Endpoint 1 status	0x002C	RO
USB_SERIAL_JTAG_IN_EP2_ST_REG	IN Endpoint 2 status	0x0030	RO
USB_SERIAL_JTAG_IN_EP3_ST_REG	IN Endpoint 3 status	0x0034	RO
USB_SERIAL_JTAG_OUT_EP0_ST_REG	OUT Endpoint 0 status	0x0038	RO
USB_SERIAL_JTAG_OUT_EP1_ST_REG	OUT Endpoint 1 status	0x003C	RO
USB_SERIAL_JTAG_OUT_EP2_ST_REG	OUT Endpoint 2 status	0x0040	RO
Version Register			
USB_SERIAL_JTAG_DATE_REG	Version control register	0x0080	R/W

#### 21.6 Registers


The addresses in this section are relative to USB Serial/JTAG Controller base address provided in Table 1-4 in Chapter 1 System and Memory.

Register 21.1. USB\_SERIAL\_JTAG\_EP1\_REG (0x0000)



USB SERIAL JTAG RDWR BYTE Write data to/from byte UART and read **FIFO** USB SERIAL JTAG SERIAL IN EMPTY INT through this field. When 64 bytes) into UART Tx FIFO. is set, then user can write data (up to USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT is set, user can check USB\_SERIAL\_JTAG\_OUT\_EP1\_WR\_ADDR USB\_SERIAL\_JTAG\_OUT\_EP0\_RD\_ADDR to know how many data is received, then read data from UART Rx FIFO. (R/W)

Register 21.2. USB\_SERIAL\_JTAG\_EP1\_CONF\_REG (0x0004)




**USB\_SERIAL\_JTAG\_WR\_DONE** Set this bit to indicate writing byte data to UART Tx FIFO is done. (WT)

USB\_SERIAL\_JTAG\_SERIAL\_IN\_EP\_DATA\_FREE 1'b1: Indicate UART Tx FIFO is not full and can write data into in. After writing USB SERIAL JTAG WR DONE, this bit would be 1'b0 until data in UART Tx FIFO is read by USB Host. (RO)

USB\_SERIAL\_JTAG\_SERIAL\_OUT\_EP\_DATA\_AVAIL 1'b1: Indicate there is data in UART Rx FIFO. (RO)

### Register 21.3. USB SERIAL JTAG CONFO REG (0x0018)



USB SERIAL JTAG PHY SEL Select internal/external PHY. 1'b0: internal PHY, 1'b1: external PHY. (R/W)

USB SERIAL JTAG EXCHG PINS OVERRIDE Enable software control USB D+ D- exchange.

USB\_SERIAL\_JTAG\_EXCHG\_PINS USB D+ D- exchange. (R/W)

USB\_SERIAL\_JTAG\_VREFH Control single-end input high threshold, 1.76 V to 2 V, step 80 mV. (R/W)

USB\_SERIAL\_JTAG\_VREFL Control single-end input low threshold, 0.8 V to 1.04 V, step 80 mV. (R/W)

USB\_SERIAL\_JTAG\_VREF\_OVERRIDE Enable software control input threshold. (R/W)

USB\_SERIAL\_JTAG\_PAD\_PULL\_OVERRIDE Enable software control USB D+ D- pullup pulldown. (R/W)

USB\_SERIAL\_JTAG\_DP\_PULLUP Control USB D+ pull up. (R/W)

USB\_SERIAL\_JTAG\_DP\_PULLDOWN Control USB D+ pull down. (R/W)

USB\_SERIAL\_JTAG\_DM\_PULLUP Control USB D- pull up. (R/W)

USB\_SERIAL\_JTAG\_DM\_PULLDOWN Control USB D- pull down. (R/W)


USB SERIAL JTAG PULLUP VALUE Control pull up value. (R/W)

USB SERIAL JTAG USB PAD ENABLE Enable USB pad function. (R/W)

USB\_SERIAL\_JTAG\_PHY\_TX\_EDGE\_SEL 0: TX output at clock negedge. 1: Tx output at clock posedge. (R/W)


USB\_SERIAL\_JTAG\_USB\_JTAG\_BRIDGE\_EN Set this bit usb\_jtag, the connection between usb\_itag and internal JTAG is disconnected, and MTMS, MTDI, MTCK are output through GPIO Matrix, MTDO is input through GPIO Matrix. (R/W)

Register 21.4. USB\_SERIAL\_JTAG\_MISC\_CONF\_REG (0x0044)



USB\_SERIAL\_JTAG\_CLK\_EN 1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers. (R/W)

Register 21.5. USB\_SERIAL\_JTAG\_MEM\_CONF\_REG (0x0048)



USB\_SERIAL\_JTAG\_USB\_MEM\_PD 1: power down usb memory. (R/W)

USB\_SERIAL\_JTAG\_USB\_MEM\_CLK\_EN 1: Force clock on for usb memory. (R/W)

0

0 0

0

0

#### Register 21.6. USB SERIAL JTAG INT RAW REG (0x0008)

USB SERIAL JTAG JTAG IN FLUSH INT RAW The raw interrupt bit turns to high level when flush cmd is received for IN endpoint 2 of JTAG. (R/WTC/SS)

0 0 0 0 0


- USB\_SERIAL\_JTAG\_SOF\_INT\_RAW The raw interrupt bit turns to high level when SOF frame is received. (R/WTC/SS)
- USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT\_RAW The raw interrupt bit turns to high level when Serial Port OUT Endpoint received one packet. (R/WTC/SS)
- USB\_SERIAL\_JTAG\_SERIAL\_IN\_EMPTY\_INT\_RAW The raw interrupt bit turns to high level when Serial Port IN Endpoint is empty. (R/WTC/SS)
- USB\_SERIAL\_JTAG\_PID\_ERR\_INT\_RAW The raw interrupt bit turns to high level when pid error is detected. (R/WTC/SS)
- USB\_SERIAL\_JTAG\_CRC5\_ERR\_INT\_RAW The raw interrupt bit turns to high level when CRC5 error is detected. (R/WTC/SS)
- USB\_SERIAL\_JTAG\_CRC16\_ERR\_INT\_RAW The raw interrupt bit turns to high level when CRC16 error is detected. (R/WTC/SS)
- USB SERIAL JTAG STUFF ERR INT RAW The raw interrupt bit turns to high level when stuff error is detected. (R/WTC/SS)
- USB\_SERIAL\_JTAG\_IN\_TOKEN\_REC\_IN\_EP1\_INT\_RAW The raw interrupt bit turns to high level when IN token for IN endpoint 1 is received. (R/WTC/SS)
- USB\_SERIAL\_JTAG\_USB\_BUS\_RESET\_INT\_RAW The raw interrupt bit turns to high level when usb bus reset is detected. (R/WTC/SS)
- USB\_SERIAL\_JTAG\_OUT\_EP1\_ZERO\_PAYLOAD\_INT\_RAW The raw interrupt bit turns to high level when OUT endpoint 1 received packet with zero palyload. (R/WTC/SS)
- USB\_SERIAL\_JTAG\_OUT\_EP2\_ZERO\_PAYLOAD\_INT\_RAW The raw interrupt bit turns to high level when OUT endpoint 2 received packet with zero palyload. (R/WTC/SS)

#### Register 21.7. USB SERIAL JTAG INT ST REG (0x000C)

																											PA,	OR		1/2	5	M S S	<u> </u>	A)	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
																							χ <sub>Q</sub> O	05		14/8/8/8/8/8/8/8/8/8/8/8/8/8/8/8/8/8/8/8	1/4/4/4/4/4/4/4/4/4/4/4/4/4/4/4/4/4/4/4							N/C	
									\	Neser S	log)									JS	\$ \\$	AN STORY	Single Si	SAN	Method Services				SIA SISSI		STAN SON	Star Star	×, 2,		
31																			12	11	10	9	8	7	6	5	4	3	2	1	0				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset	t		

- USB\_SERIAL\_JTAG\_JTAG\_IN\_FLUSH\_INT\_ST The raw interrupt status bit for the USB\_SERIAL\_JTAG\_JTAG\_IN\_FLUSH\_INT interrupt. (RO)
- USB SERIAL JTAG SOF INT ST The raw interrupt status bit for the USB SERIAL JTAG SOF INT interrupt. (RO)
- USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT\_ST The raw interrupt status bit for the USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT interrupt. (RO)
- USB\_SERIAL\_JTAG\_SERIAL\_IN\_EMPTY\_INT\_ST The raw interrupt status bit for the USB SERIAL\_JTAG\_SERIAL\_IN\_EMPTY\_INT interrupt. (RO)
- USB\_SERIAL\_JTAG\_PID\_ERR\_INT\_ST The interrupt raw status bit for the USB\_SERIAL\_JTAG\_PID\_ERR\_INT interrupt. (RO)
- USB\_SERIAL\_JTAG\_CRC5\_ERR\_INT\_ST The bit interrupt status for the USB SERIAL JTAG CRC5 ERR INT interrupt. (RO)
- USB\_SERIAL\_JTAG\_CRC16\_ERR\_INT\_ST The interrupt bit for the raw status USB\_SERIAL\_JTAG\_CRC16\_ERR\_INT interrupt. (RO)
- USB\_SERIAL\_JTAG\_STUFF\_ERR\_INT\_ST The interrupt status bit for the USB\_SERIAL\_JTAG\_STUFF\_ERR\_INT interrupt. (RO)
- USB SERIAL JTAG IN TOKEN REC IN EP1 INT ST The raw interrupt status bit for the USB\_SERIAL\_JTAG\_IN\_TOKEN\_REC\_IN\_EP1\_INT interrupt. (RO)
- USB\_SERIAL\_JTAG\_USB\_BUS\_RESET\_INT\_ST The raw interrupt status bit for the USB\_SERIAL\_JTAG\_USB\_BUS\_RESET\_INT interrupt. (RO)
- USB\_SERIAL\_JTAG\_OUT\_EP1\_ZERO\_PAYLOAD\_INT\_ST The raw interrupt status bit for the USB\_SERIAL\_JTAG\_OUT\_EP1\_ZERO\_PAYLOAD\_INT interrupt. (RO)
- USB\_SERIAL\_JTAG\_OUT\_EP2\_ZERO\_PAYLOAD\_INT\_ST The raw interrupt status bit for the USB SERIAL JTAG OUT EP2 ZERO PAYLOAD INT interrupt. (RO)

#### Register 21.8. USB SERIAL JTAG INT ENA REG (0x0010)




- USB SERIAL JTAG JTAG IN FLUSH INT ENA The interrupt enable bit for the USB\_SERIAL\_JTAG\_JTAG\_IN\_FLUSH\_INT interrupt. (R/W)
- USB\_SERIAL\_JTAG\_SOF\_INT\_ENA The interrupt enable bit for the USB\_SERIAL\_JTAG\_SOF\_INT interrupt. (R/W)
- USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT\_ENA The interrupt enable bit for USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT interrupt. (R/W)
- USB\_SERIAL\_JTAG\_SERIAL\_IN\_EMPTY\_INT\_ENA The interrupt enable bit for the USB\_SERIAL\_JTAG\_SERIAL\_IN\_EMPTY\_INT interrupt. (R/W)
- USB SERIAL JTAG PID ERR INT ENA The enable bit for the USB\_SERIAL\_JTAG\_PID\_ERR\_INT interrupt. (R/W)
- USB SERIAL JTAG CRC5 ERR INT ENA The interrupt enable bit for the USB\_SERIAL\_JTAG\_CRC5\_ERR\_INT interrupt. (R/W)
- USB\_SERIAL\_JTAG\_CRC16\_ERR\_INT\_ENA The interrupt enable bit for the USB\_SERIAL\_JTAG\_CRC16\_ERR\_INT interrupt. (R/W)
- USB\_SERIAL\_JTAG\_STUFF\_ERR\_INT\_ENA The interrupt enable bit for the USB\_SERIAL\_JTAG\_STUFF\_ERR\_INT interrupt. (R/W)
- USB\_SERIAL\_JTAG\_IN\_TOKEN\_REC\_IN\_EP1\_INT\_ENA The interrupt enable the bit for USB\_SERIAL\_JTAG\_IN\_TOKEN\_REC\_IN\_EP1\_INT interrupt. (R/W)
- USB\_SERIAL\_JTAG\_USB\_BUS\_RESET\_INT\_ENA The interrupt enable bit for the USB\_SERIAL\_JTAG\_USB\_BUS\_RESET\_INT interrupt. (R/W)
- USB SERIAL JTAG OUT EP1 ZERO PAYLOAD INT ENA The interrupt enable bit for the USB\_SERIAL\_JTAG\_OUT\_EP1\_ZERO\_PAYLOAD\_INT interrupt. (R/W)
- USB SERIAL JTAG OUT EP2 ZERO PAYLOAD INT ENA The interrupt enable bit for the USB\_SERIAL\_JTAG\_OUT\_EP2\_ZERO\_PAYLOAD\_INT interrupt. (R/W)

## Register 21.9. USB\_SERIAL\_JTAG\_INT\_CLR\_REG (0x0014)

	Styl Styl
31 12 11 10 9 8 7 6 5 4 3 2 1 0	。 5
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Reset
USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_CLR Set this bit to clear USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT interrupt. (WT)	the
USB_SERIAL_JTAG_SOF_INT_CLR Set this bit to clear the USB_SERIAL_JTAG_JTAG_SOF_interrupt. (WT)	INT
USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_CLR Set this bit to clear USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT interrupt. (WT)	the
USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_CLR Set this bit to clear USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT interrupt. (WT)	the
USB_SERIAL_JTAG_PID_ERR_INT_CLR Set this bit to clear USB_SERIAL_JTAG_PID_ERR_INT interrupt. (WT)	the
USB_SERIAL_JTAG_CRC5_ERR_INT_CLR Set this bit to clear USB_SERIAL_JTAG_CRC5_ERR_INT interrupt. (WT)	the
USB_SERIAL_JTAG_CRC16_ERR_INT_CLR Set this bit to clear USB_SERIAL_JTAG_CRC16_ERR_INT interrupt. (WT)	the
USB_SERIAL_JTAG_STUFF_ERR_INT_CLR Set this bit to clear USB_SERIAL_JTAG_STUFF_ERR_INT interrupt. (WT)	the
USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_CLR Set this bit to clear USB_SERIAL_JTAG_IN_TOKEN_IN_EP1_INT interrupt. (WT)	the
USB_SERIAL_JTAG_USB_BUS_RESET_INT_CLR Set this bit to clear USB_SERIAL_JTAG_USB_BUS_RESET_INT interrupt. (WT)	the
USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_CLR Set this bit to clear USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT interrupt. (WT)	the
USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_CLR Set this bit to clear USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT interrupt. (WT)	the

Register 21.10. USB SERIAL JTAG TEST REG (0x001C)



USB\_SERIAL\_JTAG\_TEST\_ENABLE Enable test of the USB pad. (R/W)

**USB\_SERIAL\_JTAG\_TEST\_USB\_OE** USB pad oe in test. (R/W)

**USB\_SERIAL\_JTAG\_TEST\_TX\_DP** USB D+ tx value in test. (R/W)

**USB\_SERIAL\_JTAG\_TEST\_TX\_DM** USB D- tx value in test. (R/W)

USB\_SERIAL\_JTAG\_TEST\_RX\_RCV USB differential rx value in test. (RO)

**USB\_SERIAL\_JTAG\_TEST\_RX\_DP** USB D+ rx value in test. (RO)

Register 21.11. USB\_SERIAL\_JTAG\_JFIFO\_ST\_REG (0x0020)



USB\_SERIAL\_JTAG\_IN\_FIFO\_EMPTY 1: JTAG in fifo is empty. (RO)

**USB\_SERIAL\_JTAG\_IN\_FIFO\_FULL** 1: JTAG in fifo is full. (RO)

USB\_SERIAL\_JTAG\_OUT\_FIFO\_CNT JTAG out fifo counter. (RO)


**USB\_SERIAL\_JTAG\_OUT\_FIFO\_EMPTY** 1: JTAG out fifo is empty. (RO)

USB\_SERIAL\_JTAG\_OUT\_FIFO\_FULL 1: JTAG out fifo is full. (RO)

**USB\_SERIAL\_JTAG\_IN\_FIFO\_RESET** Write 1 to reset JTAG in fifo. (R/W)


USB\_SERIAL\_JTAG\_OUT\_FIFO\_RESET Write 1 to reset JTAG out fifo. (R/W)

Register 21.12. USB\_SERIAL\_JTAG\_FRAM\_NUM\_REG (0x0024)



USB\_SERIAL\_JTAG\_SOF\_FRAME\_INDEX Frame index of received SOF frame. (RO)

Register 21.13. USB\_SERIAL\_JTAG\_IN\_EP0\_ST\_REG (0x0028)




USB\_SERIAL\_JTAG\_IN\_EP0\_STATE State of IN Endpoint 0. (RO)

USB\_SERIAL\_JTAG\_IN\_EP0\_WR\_ADDR Write data address of IN endpoint 0. (RO)

USB\_SERIAL\_JTAG\_IN\_EPO\_RD\_ADDR Read data address of IN endpoint 0. (RO)

Register 21.14. USB\_SERIAL\_JTAG\_IN\_EP1\_ST\_REG (0x002C)



USB\_SERIAL\_JTAG\_IN\_EP1\_STATE State of IN Endpoint 1. (RO)

USB\_SERIAL\_JTAG\_IN\_EP1\_WR\_ADDR Write data address of IN endpoint 1. (RO)

USB\_SERIAL\_JTAG\_IN\_EP1\_RD\_ADDR Read data address of IN endpoint 1. (RO)


Register 21.15. USB\_SERIAL\_JTAG\_IN\_EP2\_ST\_REG (0x0030)



USB\_SERIAL\_JTAG\_IN\_EP2\_WR\_ADDR Write data address of IN endpoint 2. (RO)

USB\_SERIAL\_JTAG\_IN\_EP2\_RD\_ADDR Read data address of IN endpoint 2. (RO)

Register 21.16. USB\_SERIAL\_JTAG\_IN\_EP3\_ST\_REG (0x0034)



USB\_SERIAL\_JTAG\_IN\_EP3\_STATE State of IN Endpoint 3. (RO)

USB\_SERIAL\_JTAG\_IN\_EP3\_WR\_ADDR Write data address of IN endpoint 3. (RO)

USB\_SERIAL\_JTAG\_IN\_EP3\_RD\_ADDR Read data address of IN endpoint 3. (RO)

Register 21.17. USB\_SERIAL\_JTAG\_OUT\_EP0\_ST\_REG (0x0038)



USB\_SERIAL\_JTAG\_OUT\_EP0\_STATE State of OUT Endpoint 0. (RO)

USB\_SERIAL\_JTAG\_OUT\_EP0\_WR\_ADDR Write OUT address of endpoint 0. USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT detected. there are USB\_SERIAL\_JTAG\_OUT\_EP0\_WR\_ADDR-2 bytes data in OUT EP0. (RO)

USB\_SERIAL\_JTAG\_OUT\_EP0\_RD\_ADDR Read data address of OUT endpoint 0. (RO)

USB SEMAL TACOUT FOR THE DATA 16 15 31 23 22 9 8 0 0 0 0 0 Reset

Register 21.18. USB SERIAL JTAG OUT EP1 ST REG (0x003C)

USB SERIAL JTAG OUT EP1 WR ADDR Write OUT data endpoint address 1. USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT detected, there are USB\_SERIAL\_JTAG\_OUT\_EP1\_WR\_ADDR-2 bytes data in OUT EP1. (RO)

USB\_SERIAL\_JTAG\_OUT\_EP1\_RD\_ADDR Read data address of OUT endpoint 1. (RO)

USB\_SERIAL\_JTAG\_OUT\_EP1\_REC\_DATA\_CNT Data count in OUT endpoint 1 when one packet is received. (RO)

31 16 15 2 1 9 8 0 0 0 Reset


Register 21.19. USB\_SERIAL\_JTAG\_OUT\_EP2\_ST\_REG (0x0040)

**USB\_SERIAL\_JTAG\_OUT\_EP2\_STATE** State of OUT Endpoint 2. (RO)

USB\_SERIAL\_JTAG\_OUT\_EP2\_WR\_ADDR Write address OUT endpoint 2. USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT detected, there are USB\_SERIAL\_JTAG\_OUT\_EP2\_WR\_ADDR-2 bytes data in OUT EP2. (RO)

USB\_SERIAL\_JTAG\_OUT\_EP2\_RD\_ADDR Read data address of OUT endpoint 2. (RO)

Register 21.20. USB\_SERIAL\_JTAG\_DATE\_REG (0x0080)



# SD/MMC Host Controller (SDHOST)

#### **Overview** 22.1

The ESP32-S3 memory card interface controller provides a hardware interface between the Advanced Peripheral Bus (APB) and an external memory device. The memory card interface allows the ESP32-S3 to be connected to SDIO memory cards, MMC cards and devices with a CE-ATA interface. It supports two external cards (Card0 and Card1). And all SD/MMC module interface signal only connect to GPIO pad by GPIO matrix.

#### 22.2 **Features**

This module supports the following features:

- Two external cards
- SD Memory Card standard: V3.0 and V3.01
- MMC: V4.41, V4.5, and V4.51
- CE-ATA: V1.1
- 1-bit, 4-bit, and 8-bit modes

The SD/MMC controller topology is shown in Figure 22-1. The controller supports two peripherals which cannot be functional at the same time.




Figure 22-1. SD/MMC Controller Topology

# SD/MMC External Interface Signals

The primary external interface signals, which enable the SD/MMC controller to communicate with an external device, are clock (sdhost\_cclk\_out\_1.eg:card1), command (sdhost\_ccmd\_out\_1) and data signals (sdhost\_cdata\_in\_1[7:0]/sdhost\_cdata\_out\_1[7:0]). Additional signals include the card interrupt, card detect, and write-protect signals. The direction of each signal is shown in Figure 22-2. The direction and description of each pin are listed in Table 22-1.




Figure 22-2. SD/MMC Controller External Interface Signals

Table 22-1. SD/MMC Signal Description

Pin	Direction	Description
sdhost_cclk_out	Output	Clock signals for slave device
sdhost_ccmd	Duplex	Duplex command/response lines
sdhost_cdata	Duplex	Duplex data read/write lines
sdhost_card_detect_n	Input	Card detection input line
sdhost_card_write_prt	Input	Card write protection status input
sdhost_rst_n	Output	Hardware reset for MMC4.4 cards
sdhost_ccmd_od_pullup_en_n	output	Card Cmd Open-Drain Pullup
sdhost_card_int_n	Input	Interrupt pin for eSDIO devices
sdhost_data_strobe_n	Input	Card HS400 Data Strobe

#### **Functional Description** 22.4

#### **SD/MMC Host Controller Architecture** 22.4.1

The SD/MMC host controller consists of two main functional blocks, as shown in Figure 22-3:

- Bus Interface Unit (BIU): It provides APB interfaces for registers, data access method for RMA, and data read and write operation by DMA.
- Card Interface Unit (CIU): It handles external memory card interface protocols. It also provides clock control.




Figure 22-3. SDIO Host Block Diagram

#### 22.4.1.1 **Bus Interface Unit (BIU)**

The BIU provides the access to registers and RAM data through the Host Interface Unit (HIU). Additionally, it provides a method to access to memory data through a DMA interface. Figure 22-3 illustrates the internal components of the BIU. Figure 22-9 illustrates the clook slection. The BIU provides the following functions:

- Host interface
- DMA interface
- Interrupt control
- · Register access
- FIFO access
- Power/pull-up control and card detection

#### 22.4.1.2 Card Interface Unit (CIU)

The CIU module implements the card-specific protocols. Within the CIU, the command path control unit and data path control unit are used to interface with the command and data ports, respectively, of the SD/MMC/CE-ATA cards. The CIU also provides clock control. Figure 22-3 illustrates the internal structure of the CIU, which consists of the following primary functional blocks:

- Command path
- Data path
- SDIO interrupt control
- Clock control
- Mux/De-Mux unit

### 22.4.2 Command Path

The command path performs the following functions:

- · Configures clock parameters
- Configures card command parameters
- Sends commands to card bus (sdhost\_ccmd\_out line)
- Receives responses from card bus (sdhost ccmd in line)
- Sends responses to BIU
- Drives the P-bit on the command line

The command path State Machine is shown in Figure 22-4.




Figure 22-4. Command Path State Machine

#### 22.4.3 **Data Path**

The data path block pops RAM data and transmits them on sdhost\_cdata\_out during a write-data transfer, or it receives data on sdhost\_cdata\_in and pushes them into RAM during a read-data transfer. The data path loads new data parameters, i.e., expected data, read/write data transfer, stream/block transfer, block size, byte count, card type, timeout registers, etc., whenever a data transfer command is not in progress.

If the SDHOST\_DATA\_EXPECTED bit is set in SDHOST\_CMD\_REG register, the new command is a data-transfer command and the data path starts one of the following operations:

- Transmitting data if the SDHOST READ WRITE bit is 1
- Receiving data if the SDHOST\_READ\_WRITE bit is 0

#### **Data Transmit Operation** 22.4.3.1

The module starts data transmission two clock cycles after a response for the data-write command is received. This occurs even if the command path detects a response error or a cyclic redundancy check (CRC) error in a response. If no response is received from the card until the response timeout, no data are transmitted. Depending on the value of the SDHOST\_TRANSFER\_MODE bit in SDHOST\_CMD\_REG register, the data-transmit state machine adds data to the card's data bus in a stream or in block(s). The data transmit state machine is shown in Figure 22-5.




Figure 22-5. Data Transmit State Machine

## 22.4.3.2 Data Receive Operation

The module receives data two clock cycles after the end bit of a data-read command, even if the command path detects a response error or a CRC error. If no response is received from the card and a response timeout occurs, the BIU does not receive a signal about the completion of the data transfer. If the command sent by the CIU is an illegal operation for the card, it would prevent the card from starting a read-data transfer, and the BIU will not receive a signal about the completion of the data transfer.

If no data is received by the data timeout, the data path signals a data timeout to the BIU, which marks an end to the data transfer. Based on the value of the SDHOST\_TRANSFER\_MODE bit in SDHOST\_CMD\_REG register, the data-receive state machine gets data from the card's data bus in a stream or block(s). The data receive state machine is shown in Figure 22-6.




Figure 22-6. Data Receive State Machine

# 22.5 Software Restrictions for Proper CIU Operation

- Only one card at a time can be selected to execute a command or data transfer. For example, when data
  are being transferred to or from a card, a new command must not be issued to another card. A new
  command, however, can be issued to the same card, allowing it to read the device status or stop the
  transfer.
- Only one command at a time can be issued for data transfers.

- · During an open-ended card-write operation, if the card clock is stopped due to RAM being empty, the software must fill RAM with data first, and then start the card clock. Only then can it issue a stop/abort command to the card.
- During an SDIO/Combo card transfer, if the card function is suspended and the software wants to resume the suspended transfer, it must first reset RAM, setting SDHOST FIFO RESET bits and then issue the resume command as if it were a new data-transfer command.
- When issuing card reset commands (CMD0, CMD15 or CMD52\_reset), while a card data transfer is in progress, the software must set the SDHOST\_STOP\_ABORT\_CMD bit in SDHOST\_CMD\_REG register, so that the CIU can stop the data transfer after issuing the card reset command.
- When the data's end bit error is set in the SDHOST\_RINTSTS\_REG register, the CIU does not guarantee SDIO interrupts. In such a case, the software ignores SDIO interrupts and issues a stop/abort command to the card, so that the card stops sending read-data.
- If the card clock is stopped due to RAM being full during a card read, the software will read at least two RAM locations to restart the card clock.
- Only one CE-ATA device at a time can be selected for a command or data transfer. For example, when data are transferred from a CE-ATA device, a new command should not be sent to another CE-ATA device.
- If a CE-ATA device's interrupts are enabled (nIEN=0), a new SDHOST\_RW\_BLK command should not be sent to the same device if the execution of a SDHODT\_RW\_BLK command is already in progress. Only the CCSD can be sent while waiting for the CCS.
- If, however, a CE-ATA device's interrupts are disabled (nIEN=1), a new command can be issued to the same device, allowing it to read status information.
- Open-ended transfers are not supported in CE-ATA devices.
- The sdhost\_send\_auto\_stop signal is not supported (software should not set the sdhost\_send\_auto\_stop bit) in CE-ATA transfers.

After configuring the command start bit to 1, the values of the following registers cannot be changed before a command has been issued:

- CMD command
- CMDARG command argument
- BYTCNT byte count
- BLKSIZ block size
- CLKDIV clock divider
- CKLENA clock enable
- CLKSRC clock source
- TMOUT timeout
- CTYPE card type

# 22.6 RAM for Receiving and Sending Data

The submodule RAM is a buffer area for sending and receiving data. It can be divided into two units: the one is for sending data, and the other is for receiving data. The process of sending and receiving data can also be achieved by the CPU and DMA for reading and writing. The latter method is described in detail in Section 22.8.

### 22.6.1 TX RAM Module

There are two ways to enable a write operation: DMA and CPU read/write.

If SDIO-sending is enabled, data can be written to the TX RAM module by APB interface. Data will be written to register SDHOST\_BUFFIFO\_REG from the CPU, directly, by an APB interface.

Another way of data transmission is by DMA.

### 22.6.2 RX RAM Module

There are two ways to enable a read operation: DMA and CPU read/write.

When the data path receives data, the data will be written to the RX RAM. Then, these data can be read with the APB method at the reading end. Register SDHOST\_BUFFIFO\_REG can be read by the APB directly.

Another way of receiving data is by DMA.

# 22.7 DMA Descriptor Chain

Each linked list module consists of two parts: the linked list itself and a data buffer. In other words, each module points to a unique data buffer and the linked list that follows the module. Figure 22-7 shows the descriptor chain.



Figure 22-7. Descriptor Chain

# 22.8 The Structure of DMA descriptor chain

Each linked list consists of four words. As is shown below, Figure 22-8 demonstrates the linked list's structure, and Table 22-2, Table 22-3, Table 22-4, Table 22-5 provide the descriptions of linked lists.




Figure 22-8. The Structure of a Linked List

The DES0 element contains control and status information.

Table 22-2. Word DES0 of SD/MMC GDMA Linked List

Bits	Name	Description
31	OWNER	When set, this bit indicates that the descriptor is owned by the DMA Controller. When reset, it indicates that the descriptor is owned by the Host. The DMA clears this bit when it completes the data transfer.
30	CES (Card Error Summary)	These error bits indicate the status of the transition to or from the card.  The following bits are also present in SD-HOST_RINTSTS_REG, which indicates their digital logic OR gate.  • EBE: End Bit Error  • RTO: Response Time out  • RCRC: Response CRC  • SBE: Start Bit Error  • DRTO: Data Read Timeout  • DCRC: Data CRC for Receive  • RE: Response Error
29:6	Reserved	Reserved
5	ER (End of Ring)	When set, this bit indicates that the descriptor list has reached its final descriptor. The DMA Controller then returns to the base address of the list, creating a Descriptor Chain.
4	CH (Second Address Chained)	When set, this bit indicates that the second address in the descriptor is the Next Descriptor address. When this bit is set, BS2 (DES1[25:13]) should be all zeros.

Bits	Name	Description
		When set, this bit indicates that this descriptor con-
3	ED (First Descriptor)	tains the first buffer of the data. If the size of the first
3	FD (First Descriptor)	buffer is 0, the Next Descriptor contains the beginning
		of the data.
		This bit is associated with the last block of a DMA
		transfer. When set, the bit indicates that the buffers
	LD (Last Descriptor)	pointed by this descriptor are the last buffers of the
2		data. After this descriptor is completed, the remain-
		ing byte count is 0. In other words, after the descriptor
		with the LD bit set is completed, the remaining byte
		count should be 0.
	DIC (Disable Interrupt	When set, this bit will prevent the setting of the TI/RI
1	DIC (Disable Interrupt on Completion)	bit of the DMA Status Register (IDSTS) for the data
		that ends in the buffer pointed by this descriptor.
0	Reserved	Reserved

The DES1 element contains the buffer size.

Table 22-3. Word DES1 of SD/MMC GDMA Linked List

Bits	Name	Description	
31:26	Reserved	Reserved	
25:13	Reserved	Reserved	
		Indicates the size of the data buffer (in Byte), which	
12:0	BS (Buffer Size)	must be a multiple of four. In the case where the buffer	
		size is not a multiple of four, the resulting behavior is	
		undefined. This field should not be zero.	

The DES2 element contains the address pointer to the data buffer.

Table 22-4. Word DES2 of SD/MMC GDMA Linked List

Bits	Name	Description
21:0	Puffor Address Dointer	These bits indicate the physical address of the data
31:0	31:0 Buffer Address Pointer	buffer. And the buffer address must be word-aligned.

The DES3 element contains the address pointer to the next descriptor if the present descriptor is not the last one in a chained descriptor structure.

Table 22-5. Word DES3 of SD/MMC GDMA Linked List

Bits	Name	Description
		If CH (DES0[4]) is set, this bit contains the address
31:0	Next Descriptor Address	pointer to the next descriptor.

Bits	Name	Description
		If this is not the last descriptor in a chained descriptor
		structure, the address pointer to the next descriptor
		should be: DES3[1:0] = 0.

# 22.9 Initialization

### 22.9.1 DMA Initialization

The DMA Controller initialization should proceed as follows:

- 1. Write to the DMA Bus Mode Register (SDHOST\_BMOD\_REG) will set the Host bus's access parameters.
- 2. Write to the DMA Interrupt Enable Register (SDHOST\_IDINTEN\_REG) will mask any unnecessary interrupt causes.
- The software driver creates either the inlink or the outlink descriptors. Then, it writes to the DMA Descriptor
  List Base Address Register (SDHOST\_DBADDR\_REG), providing the DMA Controller with the starting
  address of the list.
- 4. The DMA Controller engine attempts to acquire descriptors from descriptor lists.

### 22.9.2 DMA Transmission Initialization

The DMA transmission occurs as follows:

- 1. The Host sets up the elements (DES0-DES3) for transmission, and sets the OWNER bit (DES0[31]). The Host also prepares the data buffer.
- 2. The Host programs the write-data command in the CMD register in BIU.
- 3. The Host also programs the required transmit threshold (SDHOST\_TX\_WMARK field in SDHOST\_FIFOTH\_REG register).
- 4. The DMA Controller engine fetches the descriptor and checks the OWNER bit. If the OWNER bit is not set, it means that the host owns the descriptor. In this case, the DMA Controller enters a suspend-state and asserts the Descriptor Unable interrupt in the SDHOST\_IDSTS\_REG register. In such a case, the host needs to release the DMA Controller by writing any value to SDHOST\_PLDMND\_REG.
- 5. It then waits for the Command Done (CD) bit in DHOST\_RINTSTS\_REG register and no errors from BIU, which indicates that a transfer has completed.
- 6. Subsequently, the DMA Controller engine waits for a DMA interface request from BIU. This request will be generated, based on the programmed transmit-threshold value. For the last bytes of data which cannot be accessed using a burst, single transfers are performed on the AHB Master Interface.
- 7. The DMA Controller fetches the transmit data from the data buffer in the Host memory and transfers them to RAM for transmission to card.
- 8. When data span across multiple descriptors, the DMA Controller fetches the next descriptor and extends its operation using the following descriptor. The last descriptor bit indicates whether the data span multiple descriptors or not.

9. When data transmission is complete, the status information is updated in the SDHOST\_IDSTS\_REG register by setting the SDHOST\_IDSTS\_TI, if it has already been enabled. Also, the OWNER bit is cleared by the DMA Controller by performing a write transaction to DESO.

# 22.9.3 DMA Reception Initialization

The DMA reception occurs as follows:

- 1. The Host sets up the element (DES0-DES3) for reception, and sets the OWNER bit (DES0[31]).
- 2. The Host programs the read-data command in the CMD register in BIU.
- 3. Then, the Host programs the required level of the receive-threshold (SDHOST\_RX\_WMARK field in SDHOST\_FIFOTH\_REG register).
- 4. The DMA Controller engine fetches the descriptor and checks the OWNER bit. If the OWNER bit is not set, it means that the host owns the descriptor. In this case, the DMA enters a suspend-state and asserts the Descriptor Unable interrupt in the SDHOST\_IDSTS\_REG register. In such a case, the host needs to release the DMA Controller by writing any value to SDHOST\_PLDMND\_REG.
- 5. It then waits for the Command Done (CD) bit and no errors from BIU, which indicates that a reception can be done.
- 6. The DMA Controller engine then waits for a DMA interface request from BIU. This request will be generated, based on the programmed receive-threshold value. For the last bytes of the data which cannot be accessed using a burst, single transfers are performed on the AHB.
- 7. The DMA Controller fetches the data from RAM and transfers them to the Host memory.
- 8. When data span across multiple descriptors, the DMA Controller will fetch the next descriptor and extend its operation using the following descriptor. The last descriptor bit indicates whether the data span multiple descriptors or not.
- 9. When data reception is complete, the status information is updated in the SDHOST\_IDSTS\_REG register by setting SDHOST\_IDSTS\_RI, if it has already been enabled. Also, the OWNER bit is cleared by the DMA Controller by performing a write-transaction to DESO.

# 22.10 Clock Phase Selection

If the setup time requirements for the input or output data signal are not met, users can specify the clock phase, as shown in the figure 22-9.




Figure 22-9. Clock Phase Selection

This issue can be fixed by configuring register SDHOST\_CLK\_DIV\_EDGE\_REG. For example, set CCLKIN\_EDGE\_DRV\_SEL bit to 0 to drive the output data in phase0, and set the CCLKIN\_EDGE\_SAM\_SEL bit to 1 to select phase 90 to sample the data from SDIO slave, if there are still timing issue, please set bit 4 or 6 to use phase 180 or phase 270 to sample the data from SDIO slave.

Please find detailed information on the clock phase selection register SDHOST\_CLK\_DIV\_EDGE\_REG in Section Registers.

Clock phase phase\_select value 0 0 90 1 180 4 270 6

Table 22-6. SDHOST Clk Phase Selection

#### 22.11 Interrupt

Interrupts can be generated as a result of various events. The SDHOST\_IDSTS\_REG register contains all the bits that might cause an interrupt. The SDHOST\_IDINTEN\_REG register contains an enable bit for each of the events that can cause an interrupt.

There are two groups of summary interrupts, "Normal" ones (bit8 SDHOST\_IDSTS\_NIS) and "Abnormal" ones (bit9 SDHOST\_IDSTS\_AIS), as outlined in the SDHOST\_IDSTS\_REG register. Interrupts are cleared by writing 1 to the position of the corresponding bit. When all the enabled interrupts within a group are cleared, the corresponding summary bit is also cleared. When both summary bits are cleared, the interrupt signal connected to CPU is de-asserted (stops signalling).

Interrupts are not queued up, and if a new interrupt-event occurs before the driver has responded to it, no additional interrupts are generated. For example, the SDHOST\_IDSTS\_RI indicates that one or more data were transferred to the Host buffer.

An interrupt is generated only once for concurrent events. The driver must scan the SDHOST\_IDSTS\_REG register for the interrupt cause.



#### **Register Summary** 22.12

The addresses in this section are relative to SD/MMC Host Controller base address provided in Table 1-4 in Chapter 1 System and Memory.


SDHOST_CILRDIV_REG Clock divider configuration register Ox0000 R/W SDHOST_CILKDIV_REG Clock divider configuration register Ox0000 R/W SDHOST_CILKENA_REG Clock enable register Ox0010 R/W SDHOST_CILKENA_REG Clock enable register Ox0011 R/W SDHOST_TIMOUT_REG Data and response timeout configuration register Ox0011 R/W SDHOST_TIMOUT_REG Data and response timeout configuration register Ox0011 R/W SDHOST_CILKENA_REG Card bus width configuration register Ox0011 R/W SDHOST_BILKSIZ_REG Card data block size configuration register Ox0012 R/W SDHOST_BILKSIZ_REG Card data block size configuration register Ox0013 R/W SDHOST_BILKSIZ_REG Command and block size configuration register Ox0024 R/W SDHOST_MODAGR_REG SDIO interrupt mask register Ox0028 R/W SDHOST_CMDARG_REG Command and boot configuration register Ox0028 R/W SDHOST_RESPO_REG Response data register Ox0030 RO SDHOST_RESP1_REG Long response data register Ox0031 RO SDHOST_RESP1_REG Long response data register Ox0038 RO SDHOST_RESP3_REG Long response data register Ox0038 RO SDHOST_RESP3_REG Long response data register Ox0038 RO SDHOST_RINTSTS_REG Masked interrupt status register Ox0040 RO SDHOST_RINTSTS_REG Raw interrupt status register Ox0044 R/W SDHOST_STATUS_REG SDHOST_RINTSTS_REG Raw interrupt status register Ox0046 RO SDHOST_REGETECT_REG Card detect register Ox0047 R/W SDHOST_DEDETCT_REG Transferred byte count register Ox0046 RO SDHOST_USRID_REG User ID (scratchpad) register Ox0060 RO SDHOST_USRID_REG USA Transferred byte count register Ox0060 RO SDHOST_DEBNCE_REG Debounde filter time configuration register Ox0060 RO SDHOST_DEBNCE_REG DIMAC status register Ox0060 RO SDHOST_DEBNCE_REG DEBOUNDE REG SUMC DIAGRESSER Ox	Name	Description	Address	Access
SDHOST_CLKSRQ_REG         Clock source selection register         0x000C         R/W           SDHOST_CLKENA_REG         Clock enable register         0x0010         R/W           SDHOST_TMOUT_REG         Data and response timeout configuration register         0x0014         R/W           SDHOST_DYPE_REG         Card data block size configuration register         0x0016         R/W           SDHOST_BLKSIZ_REG         Card data block size configuration register         0x0020         R/W           SDHOST_BLKSIZ_REG         Data transfer length configuration register         0x0020         R/W           SDHOST_MITMASK_REG         SDIO interrupt mask register         0x0024         R/W           SDHOST_CMD_REG         Command and boot configuration register         0x0020         R/W           SDHOST_RESP0_REG         Response data register         0x0034         RO           SDHOST_RESP1_REG         Long response data register         0x0034         RO           SDHOST_RESP2_REG         Long response data register         0x0038         RO           SDHOST_RESP3_REG         Long response data register         0x0030         RO           SDHOST_RINTSTS_REG         Masked interrupt status register         0x0040         RO           SDHOST_RINTSTS_REG         Raw interrupt status register         0	SDHOST_CTRL_REG	Control register	0x0000	R/W
SDHOST_CLKENA_REG Clock enable register 0x0010 R/W SDHOST_TMOUT_REG Data and response timeout configuration register 0x0014 R/W SDHOST_CTYPE_REG Card bus width configuration register 0x0016 R/W SDHOST_BLKSIZ_REG Card data block size configuration register 0x0010 R/W SDHOST_BLKSIZ_REG Data transfer length configuration register 0x0020 R/W SDHOST_INITMASK_REG SDIO interrupt mask register 0x0024 R/W SDHOST_INITMASK_REG SDIO interrupt mask register 0x0024 R/W SDHOST_CMDARG_REG Command argument data register 0x0028 R/W SDHOST_CMD_REG Command and boot configuration register 0x0020 R/W SDHOST_RESP0_REG Response data register 0x0030 RO SDHOST_RESP1_REG Long response data register 0x0034 R/O SDHOST_RESP2_REG Long response data register 0x0036 RO SDHOST_RESP3_REG Rew interrupt status register 0x0040 RO SDHOST_RESP3_REG Rew interrupt status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC status register 0x0046 RO SDHOST_FIFOTH_REG FIFO configuration register 0x0040 RO SDHOST_STATUS_REG Card detect register 0x0040 RO SDHOST_OBENCE_REG Transferred byte count register 0x0050 RO SDHOST_TEGENT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNOE_REG User ID (scratchpad) register 0x0066 RO SDHOST_DEBNOE_REG User ID (scratchpad) register 0x0066 RO SDHOST_USRID_REG User ID (scratchpad) register 0x0060 RO SDHOST_USRID_REG User ID (scratchpad) register 0x0060 RO SDHOST_DEBNOE_REG Surface register 0x0060 RO SDHOST_DEBNOE_REG User ID (scratchpad) register 0x0060 RO SDHOST_USRID_REG User ID (scratchpad) register 0x0060 RO SDHOST_USRID_REG User ID (scratchpad) register 0x0060 RO SDHOST_DEBNOE_REG User ID (scratchpad) register 0x0060 RO SDHOST_DEBNOE_REG User ID (scratchpad) register 0x0060 RO SDHOST_DEBNOE_REG User ID demand configuration register 0x0060 RO SDHOST_DEADDR_REG User ID demand configuration register 0x0060	SDHOST_CLKDIV_REG	Clock divider configuration register	0x0008	R/W
SDHOST_TMOUT_REG Data and response timeout configuration register	SDHOST_CLKSRC_REG	Clock source selection register	0x000C	R/W
SDHOST_CTYPE_REG Card bus width configuration register 0x0016 R/W SDHOST_BLKSIZ_REG Card data block size configuration register 0x0016 R/W SDHOST_BYTCNT_REG Data transfer length configuration register 0x0020 R/W SDHOST_INTMASK_REG SDIO interrupt mask register 0x0024 R/W SDHOST_CMDARG_REG Command argument data register 0x0022 R/W SDHOST_CMD_REG Command and boot configuration register 0x0022 R/W SDHOST_RESP0_REG Response data register 0x0030 RO SDHOST_RESP0_REG Response data register 0x0034 RO SDHOST_RESP1_REG Long response data register 0x0034 RO SDHOST_RESP2_REG Long response data register 0x0038 RO SDHOST_RESP2_REG Long response data register 0x0036 RO SDHOST_RESP3_REG Long response data register 0x0036 RO SDHOST_RINTSTS_REG Masked interrupt status register 0x0040 RO SDHOST_RINTSTS_REG Raw interrupt status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC_status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC_status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC_status register 0x0044 R/W SDHOST_CDETECT_REG Card detect register 0x0046 RO SDHOST_TISENT_REG Card write protection (WP) status register 0x0050 RO SDHOST_TISENT_REG Transferred byte count register 0x0056 RO SDHOST_DEBNOE_REG Debounce filter time configuration register 0x0066 RO SDHOST_DEBNOE_REG Debounce filter time configuration register 0x0066 RO SDHOST_DEBNOE_REG User ID (scratchpad) register 0x0066 RO SDHOST_USRID_REG User ID (scratchpad) register 0x0066 RO SDHOST_USRID_REG User ID (scratchpad) register 0x0066 RO SDHOST_USRID_REG User ID (scratchpad) register 0x0066 RO SDHOST_DEBNOE_REG Debounce filter time configuration register 0x0066 RO SDHOST_DEBNOE_REG Descriptor base address register 0x0066 RO SDHOST_DEBNOE_REG Descriptor base address register 0x0066 RO SDHOST_DEBNOE_REG Hardware feature register 0x0068 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_DBADDR_REG Host descriptor address pointer 0x0098 R/W SDHOST_DBADDR_REG Descriptor base address pointer 0x0098 R/W SDHOST_DBADDR_REG Host descriptor address pointer 0x0098 R/W SDH	SDHOST_CLKENA_REG	Clock enable register	0x0010	R/W
SDHOST_BLKSIZ_REG	SDHOST_TMOUT_REG	Data and response timeout configuration register	0x0014	R/W
SDHOST_BYTCNT_REG  Data transfer length configuration register  Ox0020 R/W SDHOST_INTMASK_REG SDIO interrupt mask register Ox0024 R/W SDHOST_CMDARG_REG Command argument data register Ox0028 R/W SDHOST_CMD_REG Command and boot configuration register Ox0020 R/W SDHOST_RESPO_REG Response data register Ox0030 RO SDHOST_RESP1_REG Long response data register Ox0031 RO SDHOST_RESP2_REG Long response data register Ox0032 RO SDHOST_RESP3_REG Long response data register Ox0034 RO SDHOST_RESP3_REG Long response data register Ox0036 RO SDHOST_RESP3_REG Long response data register Ox0040 RO SDHOST_MINITSTS_REG Masked interrupt status register Ox0040 RO SDHOST_RESP3_REG SD/MMC status register Ox0040 RO SDHOST_STATUS_REG Card detect register Ox0050 RO SDHOST_OETECT_REG Card write protection (WP) status register Ox0050 RO SDHOST_OETECT_REG Transferred byte count register Ox0050 RO SDHOST_TEBONT_REG Transferred byte count register Ox0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register Ox0064 R/W SDHOST_USRID_REG User ID (scratchpad) register Ox0066 RO SDHOST_USRID_REG User ID (scratchpad) register Ox0067 RO SDHOST_USRID_REG User ID (scratchpad) register Ox0068 R/W SDHOST_USRID_REG User ID (scratchpad) register Ox0070 RO SDHOST_DINND_REG User ID (	SDHOST_CTYPE_REG	Card bus width configuration register	0x0018	R/W
SDHOST_INTMASK_REG SDIO interrupt mask register 0x0024 R/W SDHOST_CMDARG_REG Command argument data register 0x0028 R/W SDHOST_CMD_REG Command and boot configuration register 0x002C R/W SDHOST_RESP0_REG Response data register 0x0030 RO SDHOST_RESP1_REG Long response data register 0x0034 RO SDHOST_RESP3_REG Long response data register 0x0038 RO SDHOST_RESP3_REG Long response data register 0x003C RO SDHOST_RESP3_REG Long response data register 0x003C RO SDHOST_RESP3_REG Long response data register 0x003C RO SDHOST_RESP3_REG Long response data register 0x0040 RO SDHOST_RINTSTS_REG Masked interrupt status register 0x0040 RO SDHOST_RINTSTS_REG Rew interrupt status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC_status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC_status register 0x004C R/W SDHOST_CDETECT_REG Card detect register 0x0050 RO SDHOST_CDETECT_REG Card detect register 0x0050 RO SDHOST_CDETECT_REG Card detect register 0x005C RO SDHOST_TESONT_REG Transferred byte count register 0x005C RO SDHOST_TESONT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 R/W SDHOST_DEBNCE_REG User ID (scratchpad) register 0x0068 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x0074 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x0078 R/W SDHOST_BEG Burst mode transfer configuration register 0x0078 R/W SDHOST_BNDD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_BNDD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_DBADDR_REG Burst mode transfer pointer 0x0094 R/W SDHOST_BURADDR_REG Burst mode register 0x0094 R/W SDHOST_BURADDR_REG Burst mode regis	SDHOST_BLKSIZ_REG	Card data block size configuration register	0x001C	R/W
SDHOST_CMDARG_REG Command argument data register 0x0028 R/W SDHOST_CMD_REG Command and boot configuration register 0x002C R/W SDHOST_RESP0_REG Response data register 0x0030 RO SDHOST_RESP1_REG Long response data register 0x0034 RO SDHOST_RESP2_REG Long response data register 0x0038 RO SDHOST_RESP3_REG Long response data register 0x0038 RO SDHOST_RESP3_REG Long response data register 0x0038 RO SDHOST_RINTSTS_REG Masked interrupt status register 0x0040 RO SDHOST_MINTSTS_REG Raw interrupt status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC status register 0x0046 RO SDHOST_IFFOTH_REG FIFO configuration register 0x004C R/W SDHOST_CDETECT_REG Card detect register 0x0050 RO SDHOST_WRIPRT_REG Card write protection (WP) status register 0x0054 RO SDHOST_URRIPRT_REG Transferred byte count register 0x0056 RO SDHOST_IBBCNT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0066 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x0066 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x0066 RO SDHOST_WERID_REG Version ID (scratchpad) register 0x0067 RO SDHOST_USRID_REG UHS-1 register 0x0074 R/W SDHOST_USR_REG Debounce filter time configuration register 0x0068 R/W SDHOST_USR_REG UHS-1 register 0x0074 R/W SDHOST_BREG UHS-1 register 0x0074 R/W SDHOST_BREG Descriptor base address register 0x0080 R/W SDHOST_BREG Descriptor base address register 0x0084 WO SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_BRADDR_REG Descriptor base address register 0x0098 R/W SDHOST_DBADDR_REG Descriptor base address pointer 0x0099 R/W SDHOST_DBADDR_REG Host descriptor address pointer 0x0099 R/W SDHOST_DBADDR_REG Host buffer address pointer 0x0099 R/W SDHOST_BUFADDR_REG Host buffer address pointer 0x0090 R/W SDHOST_BUFADDR_REG Host buffer address pointer 0x0090 R/W	SDHOST_BYTCNT_REG	Data transfer length configuration register	0x0020	R/W
SDHOST_CMD_REG Command and boot configuration register 0x002C RW SDHOST_RESP0_REG Response data register 0x0030 RO SDHOST_RESP1_REG Long response data register 0x0034 RO SDHOST_RESP2_REG Long response data register 0x0038 RO SDHOST_RESP3_REG Long response data register 0x003C RO SDHOST_RESP3_REG Long response data register 0x003C RO SDHOST_MINTSTS_REG Masked interrupt status register 0x0040 RO SDHOST_RINTSTS_REG Raw interrupt status register 0x0044 RW SDHOST_STATUS_REG SD/MMC status register 0x0048 RO SDHOST_STATUS_REG SD/MMC status register 0x0048 RO SDHOST_STATUS_REG SD/MMC status register 0x004C RW SDHOST_STATUS_REG SD/MMC status register 0x004C RW SDHOST_CDETECT_REG Card detect register 0x0050 RO SDHOST_CDETECT_REG Card write protection (WP) status register 0x0054 RO SDHOST_CDETECT_REG Transferred byte count register 0x006C RO SDHOST_TBBCNT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 RW SDHOST_USRID_REG User ID (scratchpad) register 0x0066 RO SDHOST_USRID_REG User ID (scratchpad) register 0x006C RO SDHOST_USRID_REG User ID (scratchpad) register 0x006C RO SDHOST_USR_DEG Hardware feature register 0x0070 RO SDHOST_USR_DEG USER TO SUBJECT 0x0070 RO SDHOST_USR_DEG Debounce filter time configuration register 0x0070 RO SDHOST_USR_DEG User ID (scratchpad) register 0x0070 RO SDHOST_USR_DEG Debounce filter time configuration register 0x0070 RO SDHOST_DES_REG UMS-1 register 0x0070 RO SDHOST_DENDADR_REG Descriptor base address register 0x0080 RW SDHOST_DBADDR_REG Descriptor base address register 0x0080 RW SDHOST_DBADDR_REG Descriptor base address register 0x0080 RW SDHOST_DST_REG IDMAC interrupt enable register 0x0090 RW SDHOST_DSCADDR_REG Host buffer address pointer 0x0094 RO SDHOST_DSCADDR_REG Host buffer address pointer register 0x0010 RW	SDHOST_INTMASK_REG	SDIO interrupt mask register	0x0024	R/W
SDHOST_RESPO_REG Response data register 0x0030 RO SDHOST_RESP1_REG Long response data register 0x0034 RO SDHOST_RESP2_REG Long response data register 0x0038 RO SDHOST_RESP3_REG Long response data register 0x003C RO SDHOST_RESP3_REG Long response data register 0x003C RO SDHOST_MINITSTS_REG Masked interrupt status register 0x0040 RO SDHOST_RINITSTS_REG Raw interrupt status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC status register 0x0048 RO SDHOST_STATUS_REG SD/MMC status register 0x0046 R/W SDHOST_STATUS_REG FIFO configuration register 0x004C R/W SDHOST_CDETECT_REG Card detect register 0x0050 RO SDHOST_WRITPRI_REG Card write protection (WP) status register 0x0050 RO SDHOST_TOBENT_REG Transferred byte count register 0x005C RO SDHOST_TBBCNT_REG Transferred byte count register 0x0066 RO SDHOST_TBBCNT_REG Transferred byte count register 0x0066 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0066 RO SDHOST_USRID_REG User ID (scratchpad) register 0x0066 RO SDHOST_USRID_REG User ID (scratchpad) register 0x006C RO SDHOST_USRID_REG Hardware feature register 0x0070 RO SDHOST_UB_REG UHS-1 register 0x0074 R/W SDHOST_BERG DEBOSE BURST mode transfer configuration register 0x0080 R/W SDHOST_DEBND_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_DBADDR_REG Descriptor base address pointer 0x0088 R/W SDHOST_DINTEN_REG IDMAC status register 0x0090 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_BUFADDR_REG Host buffer address pointer register 0x0098 RO SDHOST_EMMCDDR_REG Card Threshold Control register 0x0100 R/W SDHOST_EMMCDDR_REG Address Pointer register 0x0100 R/W	SDHOST_CMDARG_REG	Command argument data register	0x0028	R/W
SDHOST_RESP1_REG Long response data register 0x0034 RO SDHOST_RESP2_REG Long response data register 0x0038 RO SDHOST_RESP3_REG Long response data register 0x003C RO SDHOST_MINTSTS_REG Masked interrupt status register 0x0040 RO SDHOST_MINTSTS_REG Raw interrupt status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC status register 0x0048 RO SDHOST_STATUS_REG SD/MMC status register 0x0046 RO SDHOST_STATUS_REG SD/MMC status register 0x004C R/W SDHOST_CDETECT_REG FIFO configuration register 0x0050 RO SDHOST_CDETECT_REG Card detect register 0x0050 RO SDHOST_WRITPRT_REG Card write protection (WP) status register 0x0056 RO SDHOST_TOBCNT_REG Transferred byte count register 0x005C RO SDHOST_TBBCNT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 R/W SDHOST_UBB_REG User ID (scratchpad) register 0x0068 R/W SDHOST_UBB_REG Version ID (scratchpad) register 0x006C RO SDHOST_VERID_REG Version ID (scratchpad) register 0x006C RO SDHOST_UBB_REG User ID register 0x0070 RO SDHOST_UBB_REG User ID register 0x0070 RO SDHOST_UBB_REG UBS-1 register 0x0074 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_BMOD_REG Descriptor base address register 0x0080 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0080 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0080 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0090 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_DBADDR_REG Host descriptor address pointer 0x0098 RO SDHOST_CARDTHRCTL_REG Card Threshold Control register 0x0100 R/W SDHOST_EMMCDDR_REG Address pointer register 0x0100 R/W	SDHOST_CMD_REG	Command and boot configuration register	0x002C	R/W
SDHOST_RESP2_REG Long response data register 0x0038 RO SDHOST_RESP3_REG Long response data register 0x003C RO SDHOST_MINTSTS_REG Masked interrupt status register 0x0040 RO SDHOST_MINTSTS_REG Raw interrupt status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC status register 0x0048 RO SDHOST_STATUS_REG SD/MMC status register 0x0046 RO SDHOST_STATUS_REG SD/MMC status register 0x0040 RO SDHOST_CDETECT_REG FIFO configuration register 0x0050 RO SDHOST_CDETECT_REG Card detect register 0x0050 RO SDHOST_WRITPRT_REG Card write protection (WP) status register 0x0054 RO SDHOST_TCBCNT_REG Transferred byte count register 0x005C RO SDHOST_TBBCNT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 R/W SDHOST_DEBNCE_REG User ID (scratchpad) register 0x0068 R/W SDHOST_VERID_REG Version ID (scratchpad) register 0x006C RO SDHOST_HCON_REG Hardware feature register 0x0070 RO SDHOST_UHS_REG UHS-1 register 0x0070 RO SDHOST_UHS_REG Card reset register 0x0078 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0084 WO SDHOST_BMOD_REG Burst mode transfer configuration register 0x0088 R/W SDHOST_BMOD_REG Descriptor base address register 0x0088 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0080 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0080 R/W SDHOST_DSTS_REG IDMAC status register 0x0090 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_DBADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_DBADDR_REG Host buffer address pointer register 0x0098 RO SDHOST_DBADDR_REG Host buffer address pointer register 0x0100 R/W SDHOST_EMMCDDR_REG EMMC DDR register 0x0100 R/W	SDHOST_RESP0_REG	Response data register	0x0030	RO
SDHOST_RESP3_REG Long response data register 0x003C RO SDHOST_MINTSTS_REG Masked interrupt status register 0x0040 RO SDHOST_RINTSTS_REG Raw interrupt status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC status register 0x0048 RO SDHOST_FIFOTH_REG FIFQ configuration register 0x004C R/W SDHOST_CDETECT_REG Card detect register 0x0050 RO SDHOST_WRTPRT_REG Card write protection (WP) status register 0x0054 RO SDHOST_TCBCNT_REG Transferred byte count register 0x005C RO SDHOST_BBCNT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x0066 RO SDHOST_USRID_REG Version ID (scratchpad) register 0x006C RO SDHOST_USRID_REG UHS-1 register 0x0070 RO SDHOST_US_REG UHS-1 register 0x0074 R/W SDHOST_US_REG UHS-1 register 0x0074 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0084 WO SDHOST_DBADDR_REG IDMAC status register 0x0086 R/W SDHOST_DBADDR_REG IDMAC status register 0x0080 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_DSCADDR_REG Host descriptor address pointer 0x0098 R/W SDHOST_BUFADDR_REG Host descriptor address pointer 0x0098 RO SDHOST_DBADDR_REG Host descriptor address pointer 0x0098 RO SDHOST_DBADDR_REG Host descriptor address pointer 0x0098 RO SDHOST_DBADDR_REG Host buffer address pointer 0x0098 RO SDHOST_EMMCDDR_REG Gard Threshold Control register 0x0100 R/W SDHOST_EMMCDDR_REG EMMC DDR register 0x0100 R/W	SDHOST_RESP1_REG	Long response data register	0x0034	RO
SDHOST_MINTSTS_REG Masked interrupt status register 0x0040 RO SDHOST_RINTSTS_REG Raw interrupt status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC status register 0x0048 RO SDHOST_FIFOTH_REG FIFO configuration register 0x0050 RO SDHOST_CDETECT_REG Card detect register 0x0050 RO SDHOST_WRTPRT_REG Card write protection (WP) status register 0x0054 RO SDHOST_TCBCNT_REG Transferred byte count register 0x0050 RO SDHOST_TBBCNT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x0068 R/W SDHOST_VERID_REG Version ID (scratchpad) register 0x0060 RO SDHOST_HCON_REG Hardware feature register 0x0070 RO SDHOST_UHS_REG UHS-1 register 0x0074 R/W SDHOST_ST_N_REG Card reset register 0x0078 R/W SDHOST_RST_N_REG Card reset register 0x0078 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0084 WO SDHOST_DBADDR_REG Descriptor base address register 0x0080 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0080 R/W SDHOST_DSTS_REG IDMAC status register 0x0080 R/W SDHOST_DSTS_REG IDMAC status register 0x0090 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_BUFADDR_REG Host buffer address pointer register 0x0098 RO SDHOST_CARDTHRCTL_REG Card Threshold Control register 0x0100 R/W SDHOST_EMMCDDR_REG eMMC DDR register 0x0100 R/W	SDHOST_RESP2_REG	Long response data register	0x0038	RO
SDHOST_RINTSTS_REG Raw interrupt status register 0x0044 R/W SDHOST_STATUS_REG SD/MMC status register 0x0048 RO SDHOST_FIFOTH_REG FIFO configuration register 0x0050 RO SDHOST_CDETECT_REG Card detect register 0x0050 RO SDHOST_WRTPRT_REG Card write protection (WP) status register 0x0054 RO SDHOST_TCBCNT_REG Transferred byte count register 0x005C RO SDHOST_TBBCNT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x0066 RO SDHOST_USRID_REG Version ID (scratchpad) register 0x006C RO SDHOST_USRID_REG Version ID (scratchpad) register 0x006C RO SDHOST_USRID_REG UHS-1 register 0x0070 RO SDHOST_US_REG UHS-1 register 0x0074 R/W SDHOST_US_REG UHS-1 register 0x0074 R/W SDHOST_RST_N_REG Card reset register 0x0078 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0084 WO SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_DBADDR_REG IDMAC status register 0x0080 R/W SDHOST_DSCADDR_REG IDMAC interrupt enable register 0x0090 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_BUFADDR_REG Host buffer address pointer register 0x0098 RO SDHOST_EMMCDDR_REG eMMC DDR register 0x0100 R/W SDHOST_EMMCDDR_REG eMMC DDR register 0x0100 R/W SDHOST_EMMCDDR_REG eMMC DDR register 0x0100 R/W	SDHOST_RESP3_REG	Long response data register	0x003C	RO
SDHOST_STATUS_REG SD/MMC status register 0x0048 RO SDHOST_FIFOTH_REG FIFO configuration register 0x004C R/W SDHOST_CDETECT_REG Card detect register 0x0050 RO SDHOST_WRTPRT_REG Card write protection (WP) status register 0x0054 RO SDHOST_TCBCNT_REG Transferred byte count register 0x005C RO SDHOST_TBBCNT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x0068 R/W SDHOST_USRID_REG Version ID (scratchpad) register 0x006C RO SDHOST_USRID_REG UHS-1 register 0x0070 RO SDHOST_USR_REG UHS-1 register 0x0074 R/W SDHOST_USR_REG UHS-1 register 0x0074 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0078 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_DST_REG IDMAC status register 0x0080 R/W SDHOST_IDIST_REG IDMAC status register 0x0080 R/W SDHOST_IDIST_REG IDMAC status register 0x0090 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_BUFADDR_REG Host descriptor address pointer 0x0098 RO SDHOST_BUFADDR_REG Host buffer address pointer register 0x0098 RO SDHOST_EMMCDDR_REG eMMC DDR register 0x0100 R/W	SDHOST_MINTSTS_REG	Masked interrupt status register	0x0040	RO
SDHOST_FIFOTH_REG FIFO configuration register 0x004C R/W SDHOST_CDETECT_REG Card detect register 0x0050 RO SDHOST_WRTPRT_REG Card write protection (WP) status register 0x0054 RO SDHOST_TCBCNT_REG Transferred byte count register 0x005C RO SDHOST_TBBCNT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x006B R/W SDHOST_VERID_REG Version ID (scratchpad) register 0x006C RO SDHOST_UHS_REG UHS-1 register 0x0070 RO SDHOST_UHS_REG UHS-1 register 0x0074 R/W SDHOST_BREG Card reset register 0x0078 R/W SDHOST_BREG Burst mode transfer configuration register 0x0080 R/W SDHOST_BREG Descriptor base address register 0x0084 WO SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_DSTS_REG IDMAC status register 0x0080 R/W SDHOST_DSTS_REG IDMAC interrupt enable register 0x0090 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_BUFADDR_REG Host descriptor address pointer 0x0098 RO SDHOST_BUFADDR_REG Host buffer address pointer 0x0098 RO SDHOST_BUFADDR_REG Host buffer address pointer 0x0098 RO SDHOST_BUFADDR_REG Host buffer address pointer 0x0098 RO SDHOST_CARDTHRCTL_REG Card Threshold Control register 0x0100 R/W SDHOST_EMMCDDR_REG eMMC DDR register 0x0100 R/W	SDHOST_RINTSTS_REG	Raw interrupt status register	0x0044	R/W
SDHOST_CDETECT_REG Card detect register 0x0050 RO SDHOST_WRTPRT_REG Card write protection (WP) status register 0x0054 RO SDHOST_TCBCNT_REG Transferred byte count register 0x005C RO SDHOST_TBBCNT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x0068 R/W SDHOST_VERID_REG Version ID (scratchpad) register 0x006C RO SDHOST_UHS_REG Hardware feature register 0x0070 RO SDHOST_UHS_REG UHS-1 register 0x0074 R/W SDHOST_BST_N_REG Card reset register 0x0078 R/W SDHOST_BST_N_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_PLDMND_REG Burst mode transfer configuration register 0x0084 WO SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_IDISTS_REG IDMAC status register 0x0080 R/W SDHOST_IDISTS_REG IDMAC interrupt enable register 0x0090 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_BUFADDR_REG Host buffer address pointer register 0x0098 RO SDHOST_CARDTHRCTL_REG Card Threshold Control register 0x0100 R/W SDHOST_EMMCDDR_REG eMMC DDR register 0x0100 R/W	SDHOST_STATUS_REG	SD/MMC status register	0x0048	RO
SDHOST_WRTPRT_REG Card write protection (WP) status register 0x0054 RO SDHOST_TCBCNT_REG Transferred byte count register 0x005C RO SDHOST_TBBCNT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x0068 R/W SDHOST_VERID_REG Version ID (scratchpad) register 0x006C RO SDHOST_HCON_REG Hardware feature register 0x0070 RO SDHOST_UHS_REG UHS-1 register 0x0074 R/W SDHOST_BST_N_REG Card reset register 0x0078 R/W SDHOST_BST_N_REG Card reset register 0x0080 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_IDSTS_REG IDMAC status register 0x008C R/W SDHOST_IDSTS_REG IDMAC status register 0x0090 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_BUFADDR_REG Host buffer address pointer register 0x0098 RO SDHOST_CARDTHRCTL_REG CARD Threshold Control register 0x0100 R/W SDHOST_EMMCDDR_REG eMMC DDR register 0x0100 R/W	SDHOST_FIFOTH_REG	FIFO configuration register	0x004C	R/W
SDHOST_TCBCNT_REG Transferred byte count register 0x005C RO SDHOST_TBBCNT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x0068 R/W SDHOST_VERID_REG Version ID (scratchpad) register 0x006C RO SDHOST_HCON_REG Hardware feature register 0x0070 RO SDHOST_HCON_REG UHS-1 register 0x0074 R/W SDHOST_BST_N_REG Card reset register 0x0078 R/W SDHOST_BST_N_REG Card reset register 0x0080 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_IDSTS_REG IDMAC status register 0x008C R/W SDHOST_IDISTS_REG IDMAC interrupt enable register 0x0090 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_BUFADDR_REG Host buffer address pointer register 0x0098 RO SDHOST_CARDTHRCTL_REG Card Threshold Control register 0x0100 R/W SDHOST_EMMCDDR_REG eMMC DDR register 0x0100 R/W	SDHOST_CDETECT_REG	Card detect register	0x0050	RO
SDHOST_TBBCNT_REG Transferred byte count register 0x0060 RO SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x0068 R/W SDHOST_VERID_REG Version ID (scratchpad) register 0x006C RO SDHOST_HCON_REG Hardware feature register 0x0070 RO SDHOST_UHS_REG UHS-1 register 0x0074 R/W SDHOST_BRST_N_REG Card reset register 0x0078 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_DBMOD_REG Poll demand configuration register 0x0084 WO SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_DSTS_REG IDMAC status register 0x008C R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_BUFADDR_REG Host buffer address pointer register 0x0098 RO SDHOST_CARDTHRCTL_REG Card Threshold Control register 0x0100 R/W SDHOST_EMMCDDR_REG eMMC DDR register 0x0100 R/W	SDHOST_WRTPRT_REG	Card write protection (WP) status register	0x0054	RO
SDHOST_DEBNCE_REG Debounce filter time configuration register 0x0064 R/W SDHOST_USRID_REG User ID (scratchpad) register 0x0068 R/W SDHOST_VERID_REG Version ID (scratchpad) register 0x006C RO SDHOST_HCON_REG Hardware feature register 0x0070 RO SDHOST_UHS_REG UHS-1 register 0x0074 R/W SDHOST_RST_N_REG Card reset register 0x0078 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_PLDMND_REG Poll demand configuration register 0x0084 WO SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_IDSTS_REG IDMAC status register 0x008C R/W SDHOST_IDINTEN_REG IDMAC interrupt enable register 0x0090 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_BUFADDR_REG Host buffer address pointer register 0x0098 RO SDHOST_CARDTHRCTL_REG Card Threshold Control register 0x0100 R/W SDHOST_EMMCDDR_REG eMMC DDR register 0x0100 R/W	SDHOST_TCBCNT_REG	Transferred byte count register	0x005C	RO
SDHOST_USRID_REG User ID (scratchpad) register 0x0068 R/W SDHOST_VERID_REG Version ID (scratchpad) register 0x006C RO SDHOST_HCON_REG Hardware feature register 0x0070 RO SDHOST_UHS_REG UHS-1 register 0x0074 R/W SDHOST_RST_N_REG Card reset register 0x0078 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_PLDMND_REG Poll demand configuration register 0x0084 WO SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_IDSTS_REG IDMAC status register 0x008C R/W SDHOST_IDINTEN_REG IDMAC interrupt enable register 0x0090 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_BUFADDR_REG Host buffer address pointer register 0x0098 RO SDHOST_CARDTHRCTL_REG Card Threshold Control register 0x0100 R/W SDHOST_EMMCDDR_REG eMMC DDR register 0x0100 R/W	SDHOST_TBBCNT_REG	Transferred byte count register	0x0060	RO
SDHOST_VERID_REG Version ID (scratchpad) register 0x006C RO SDHOST_HCON_REG Hardware feature register 0x0070 RO SDHOST_UHS_REG UHS-1 register 0x0074 R/W SDHOST_RST_N_REG Card reset register 0x0078 R/W SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W SDHOST_PLDMND_REG Poll demand configuration register 0x0084 WO SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W SDHOST_IDSTS_REG IDMAC status register 0x008C R/W SDHOST_IDINTEN_REG IDMAC interrupt enable register 0x0090 R/W SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO SDHOST_BUFADDR_REG Host buffer address pointer register 0x0098 RO SDHOST_CARDTHRCTL_REG Card Threshold Control register 0x0100 R/W SDHOST_EMMCDDR_REG eMMC DDR register 0x0100 R/W	SDHOST_DEBNCE_REG	Debounce filter time configuration register	0x0064	R/W
SDHOST_HCON_REG Hardware feature register 0x0070 RO  SDHOST_UHS_REG UHS-1 register 0x0074 R/W  SDHOST_RST_N_REG Card reset register 0x0078 R/W  SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W  SDHOST_PLDMND_REG Poll demand configuration register 0x0084 WO  SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W  SDHOST_IDSTS_REG IDMAC status register 0x008C R/W  SDHOST_IDINTEN_REG IDMAC interrupt enable register 0x0090 R/W  SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO  SDHOST_BUFADDR_REG Host buffer address pointer register 0x0098 RO  SDHOST_CARDTHRCTL_REG Card Threshold Control register 0x0100 R/W  SDHOST_EMMCDDR_REG eMMC DDR register 0x010C R/W	SDHOST_USRID_REG	User ID (scratchpad) register	0x0068	R/W
SDHOST_UHS_REGUHS-1 register0x0074R/WSDHOST_RST_N_REGCard reset register0x0078R/WSDHOST_BMOD_REGBurst mode transfer configuration register0x0080R/WSDHOST_PLDMND_REGPoll demand configuration register0x0084WOSDHOST_DBADDR_REGDescriptor base address register0x0088R/WSDHOST_IDSTS_REGIDMAC status register0x008CR/WSDHOST_IDINTEN_REGIDMAC interrupt enable register0x0090R/WSDHOST_DSCADDR_REGHost descriptor address pointer0x0094ROSDHOST_BUFADDR_REGHost buffer address pointer register0x0098ROSDHOST_CARDTHRCTL_REGCard Threshold Control register0x0100R/WSDHOST_EMMCDDR_REGeMMC DDR register0x010CR/W	SDHOST_VERID_REG	Version ID (scratchpad) register	0x006C	RO
SDHOST_RST_N_REG Card reset register 0x0078 R/W  SDHOST_BMOD_REG Burst mode transfer configuration register 0x0080 R/W  SDHOST_PLDMND_REG Poll demand configuration register 0x0084 WO  SDHOST_DBADDR_REG Descriptor base address register 0x0088 R/W  SDHOST_IDSTS_REG IDMAC status register 0x008C R/W  SDHOST_IDINTEN_REG IDMAC interrupt enable register 0x0090 R/W  SDHOST_DSCADDR_REG Host descriptor address pointer 0x0094 RO  SDHOST_BUFADDR_REG Host buffer address pointer register 0x0098 RO  SDHOST_CARDTHRCTL_REG Card Threshold Control register 0x0100 R/W  SDHOST_EMMCDDR_REG eMMC DDR register 0x010C R/W	SDHOST_HCON_REG	Hardware feature register	0x0070	RO
SDHOST_BMOD_REGBurst mode transfer configuration register0x0080R/WSDHOST_PLDMND_REGPoll demand configuration register0x0084WOSDHOST_DBADDR_REGDescriptor base address register0x0088R/WSDHOST_IDSTS_REGIDMAC status register0x008CR/WSDHOST_IDINTEN_REGIDMAC interrupt enable register0x0090R/WSDHOST_DSCADDR_REGHost descriptor address pointer0x0094ROSDHOST_BUFADDR_REGHost buffer address pointer register0x0098ROSDHOST_CARDTHRCTL_REGCard Threshold Control register0x0100R/WSDHOST_EMMCDDR_REGeMMC DDR register0x010CR/W	SDHOST_UHS_REG	UHS-1 register	0x0074	R/W
SDHOST_PLDMND_REGPoll demand configuration register0x0084WOSDHOST_DBADDR_REGDescriptor base address register0x0088R/WSDHOST_IDSTS_REGIDMAC status register0x008CR/WSDHOST_IDINTEN_REGIDMAC interrupt enable register0x0090R/WSDHOST_DSCADDR_REGHost descriptor address pointer0x0094ROSDHOST_BUFADDR_REGHost buffer address pointer register0x0098ROSDHOST_CARDTHRCTL_REGCard Threshold Control register0x0100R/WSDHOST_EMMCDDR_REGeMMC DDR register0x010CR/W	SDHOST_RST_N_REG	Card reset register	0x0078	R/W
SDHOST_DBADDR_REGDescriptor base address register0x0088R/WSDHOST_IDSTS_REGIDMAC status register0x008CR/WSDHOST_IDINTEN_REGIDMAC interrupt enable register0x0090R/WSDHOST_DSCADDR_REGHost descriptor address pointer0x0094ROSDHOST_BUFADDR_REGHost buffer address pointer register0x0098ROSDHOST_CARDTHRCTL_REGCard Threshold Control register0x0100R/WSDHOST_EMMCDDR_REGeMMC DDR register0x010CR/W	SDHOST_BMOD_REG	Burst mode transfer configuration register	0x0080	R/W
SDHOST_IDSTS_REGIDMAC status register0x008CR/WSDHOST_IDINTEN_REGIDMAC interrupt enable register0x0090R/WSDHOST_DSCADDR_REGHost descriptor address pointer0x0094ROSDHOST_BUFADDR_REGHost buffer address pointer register0x0098ROSDHOST_CARDTHRCTL_REGCard Threshold Control register0x0100R/WSDHOST_EMMCDDR_REGeMMC DDR register0x010CR/W	SDHOST_PLDMND_REG	Poll demand configuration register	0x0084	WO
SDHOST_IDINTEN_REGIDMAC interrupt enable register0x0090R/WSDHOST_DSCADDR_REGHost descriptor address pointer0x0094ROSDHOST_BUFADDR_REGHost buffer address pointer register0x0098ROSDHOST_CARDTHRCTL_REGCard Threshold Control register0x0100R/WSDHOST_EMMCDDR_REGeMMC DDR register0x010CR/W	SDHOST_DBADDR_REG	Descriptor base address register	0x0088	R/W
SDHOST_DSCADDR_REG       Host descriptor address pointer       0x0094       RO         SDHOST_BUFADDR_REG       Host buffer address pointer register       0x0098       RO         SDHOST_CARDTHRCTL_REG       Card Threshold Control register       0x0100       R/W         SDHOST_EMMCDDR_REG       eMMC DDR register       0x010C       R/W	SDHOST_IDSTS_REG	IDMAC status register	0x008C	R/W
SDHOST_BUFADDR_REG       Host buffer address pointer register       0x0098       RO         SDHOST_CARDTHRCTL_REG       Card Threshold Control register       0x0100       R/W         SDHOST_EMMCDDR_REG       eMMC DDR register       0x010C       R/W	SDHOST_IDINTEN_REG	IDMAC interrupt enable register	0x0090	R/W
SDHOST_CARDTHRCTL_REG       Card Threshold Control register       0x0100       R/W         SDHOST_EMMCDDR_REG       eMMC DDR register       0x010C       R/W	SDHOST_DSCADDR_REG	Host descriptor address pointer	0x0094	RO
SDHOST_EMMCDDR_REG eMMC DDR register 0x010C R/W	SDHOST_BUFADDR_REG	Host buffer address pointer register	0x0098	RO
	SDHOST_CARDTHRCTL_REG	Card Threshold Control register	0x0100	R/W
SDHOST_ENSHIFT_REG Enable Phase Shift register 0x0110 R/W	SDHOST_EMMCDDR_REG	eMMC DDR register	0x010C	R/W
	SDHOST_ENSHIFT_REG	Enable Phase Shift register	0x0110	R/W

Name	Description	Address	Access
SDHOST_BUFFIFO_REG	CPU write and read transmit data by FIFO	0x0200	R/W
SDHOST_CLK_DIV_EDGE_REG	Clock phase selection register	0x0800	R/W



# 22.13 Registers

The addresses in this section are relative to SD/MMC Host Controller base address provided in Table 1-4 in Chapter 1 *System and Memory*.



Register 22.1. SDHOST\_CTRL\_REG (0x0000)

**SDHOST\_CEATA\_DEVICE\_INTERRUPT\_STATUS** Software should appropriately write to this bit after the power-on reset or any other reset to the CE-ATA device. After reset, the CE-ATA device's interrupt is usually disabled (nIEN = 1). If the host enables the CE-ATA device's interrupt, then software should set this bit. (R/W)

SDHOST\_SEND\_AUTO\_STOP\_CCSD Always set SDHOST\_SEND\_AUTO\_STOP\_CCSD and SD-HOST\_SEND\_CCSD bits together; SDHOST\_SEND\_AUTO\_STOP\_CCSD should not be set independently of send\_ccsd. When set, SD/MMC automatically sends an internally-generated STOP command (CMD12) to the CE-ATA device. After sending this internally-generated STOP command, the Auto Command Done (ACD) bit in SDHOST\_RINTSTS\_REG is set and an interrupt is generated for the host, in case the ACD interrupt is not masked. After sending the Command Completion Signal Disable (CCSD), SD/MMC automatically clears the SDHOST\_SEND\_AUTO\_STOP\_CCSD bit. (R/W)

SDHOST\_SEND\_CCSD When set, SD/MMC sends CCSD to the CE-ATA device. Software sets this bit only if the current command is expecting CCS (that is, RW\_BLK), and if interrupts are enabled for the CE-ATA device. Once the CCSD pattern is sent to the device, SD/MMC automatically clears the SDHOST\_SEND\_CCSD bit. It also sets the Command Done (CD) bit in the SDHOST\_RINTSTS\_REG register, and generates an interrupt for the host, in case the Command Done interrupt is not masked.

NOTE: Once the SDHOST\_SEND\_CCSD bit is set, it takes two card clock cycles to drive the CCSD on the CMD line. Due to this, within the boundary conditions the CCSD may be sent to the CE-ATA device, even if the device has signalled CCS. (R/W)

Continued on the next page...

## Register 22.1. SDHOST\_CTRL\_REG (0x0000)

Continued from the previous page...

- **SDHOST\_ABORT\_READ\_DATA** After a suspend-command is issued during a read-operation, software polls the card to find when the suspend-event occurred. Once the suspend-event has occurred, software sets the bit which will reset the data state machine that is waiting for the next block of data. This bit is automatically cleared once the data state machine is reset to idle. (R/W)
- SDHOST\_SEND\_IRQ\_RESPONSE Bit automatically clears once response is sent. To wait for MMC card interrupts, host issues CMD40 and waits for interrupt response from MMC card(s). In the meantime, if host wants SD/MMC to exit waiting for interrupt state, it can set this bit, at which time SD/MMC command state-machine sends CMD40 response on bus and returns to idle state. (R/W)


SDHOST\_READ\_WAIT For sending read-wait to SDIO cards. (R/W)

SDHOST\_INT\_ENABLE Global interrupt enable/disable bit. 0: Disable; 1: Enable. (R/W)

- **SDHOST\_DMA\_RESET** To reset DMA interface, firmware should set bit to 1. This bit is auto-cleared after two AHB clocks. (R/W)
- **SDHOST\_FIFO\_RESET** To reset FIFO, firmware should set bit to 1. This bit is auto-cleared after completion of reset operation.

Note: FIFO pointers will be out of reset after 2 cycles of system clocks in addition to synchronization delay (2 cycles of card clock), after the fifo\_reset is cleared. (R/W)


**SDHOST\_CONTROLLER\_RESET** To reset controller, firmware should set this bit. This bit is autocleared after two AHB and two sdhost\_cclk\_in clock cycles. (R/W)



Register 22.2. SDHOST\_CLKDIV\_REG (0x0008)

**SDHOST\_CLK\_DIVIDER** Clock divider (m) value. Clock divisor is 2\*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2\*1 = 2, a value of 0xFF means divided by 2\*255 = 510, and so on. The range of m is  $0 \sim 3$ . (R/W)


Register 22.3. SDHOST\_CLKSRC\_REG (0x000C)



SDHOST\_CLKSRC\_REG Clock divider source for two SD cards is supported. Each card has two bits assigned to it. For example, bit[1:0] are assigned for card 0, bit[3:2] are assigned for card 1. Card 0 maps and internally routes clock divider[0:3] outputs to cclk\_out[1:0] pins, depending on bit value. (R/W)

00 : Clock divider 0; 01: Clock divider 1; 10: Clock divider 2; 11: Clock divider 3.

Register 22.4. SDHOST\_CLKENA\_REG (0x0010)



SDHOST\_LP\_ENABLE Disable clock when the card is in IDLE state. One bit per card. (R/W)

0: clock disabled:


1: clock enabled.

SDHOST\_CCLK\_ENABLE Clock-enable control for two SD card clocks and one MMC card clock is supported. One bit per card. (R/W)

0: Clock disabled;

1: Clock enabled.

Register 22.5. SDHOST\_TMOUT\_REG (0x0014)



SDHOST\_DATA\_TIMEOUT Value for card data read timeout. This value is also used for data starvation by host timeout. The timeout counter is started only after the card clock is stopped. This value is specified in number of card output clocks, i.e. sdhost cclk out of the selected card. (R/W) NOTE: The software timer should be used if the timeout value is in the order of 100 ms. In this case, read data timeout interrupt needs to be disabled.

SDHOST\_RESPONSE\_TIMEOUT Response timeout value. Value is specified in terms of number of card output clocks, i.e., sdhost\_cclk\_out. (R/W)

Register 22.6. SDHOST\_CTYPE\_REG (0x0018)

	(leserved)	strost card moti	(Reserved)	sthost cand	MULTHA
31		18 17 16 15		2 1 0	
	0x0000	0x0	0x0000	0x0 Reset	

SDHOST\_CARD\_WIDTH8 One bit per card indicates if card is in 8-bit mode. (R/W)

- 0: Non 8-bit mode;
- 1: 8-bit mode.


Bit[17:16] correspond to card[1:0] respectively.

**SDHOST\_CARD\_WIDTH4** One bit per card indicates if card is 1-bit or 4-bit mode. (R/W)

- 0: 1-bit mode;
- 1: 4-bit mode.

Bit[1:0] correspond to card[1:0] respectively.

Register 22.7. SDHOST\_BLKSIZ\_REG (0x001C)




SDHOST\_BLOCK\_SIZE Block size. (R/W)

Register 22.8. SDHOST\_BYTCNT\_REG (0x0020)



SDHOST\_BYTCNT\_REG Number of bytes to be transferred, should be an integral multiple of Block Size for block transfers. For data transfers of undefined byte lengths, byte count should be set to 0. When byte count is set to 0, it is the responsibility of host to explicitly send stop/abort command to terminate data transfer. (R/W)

### Register 22.9. SDHOST INTMASK REG (0x0024)



SDHOST\_SDIO\_INT\_MASK SDIO interrupt mask, one bit for each card. Bit[17:16] correspond to card[15:0] respectively. When masked, SDIO interrupt detection for that card is disabled. 0 masks an interrupt, and 1 enables an interrupt. (R/W)

SDHOST\_INT\_MASK These bits used to mask unwanted interrupts. A value of 0 masks interrupt, and a value of 1 enables the interrupt. (R/W)

Bit 15 (EBE): End-bit error/no CRC error;

Bit 14 (ACD): Auto command done;

Bit 13 (SBE/BCI): Rx Start Bit Error;

Bit 12 (HLE): Hardware locked write error;

Bit 11 (FRUN): FIFO underrun/overrun error;

Bit 10 (HTO): Data starvation-by-host timeout;

Bit 9 (DRTO): Data read timeout;

Bit 8 (RTO): Response timeout;

Bit 7 (DCRC): Data CRC error;

Bit 6 (RCRC): Response CRC error;

Bit 5 (RXDR): Receive FIFO data request;

Bit 4 (TXDR): Transmit FIFO data request;


Bit 3 (DTO): Data transfer over;

Bit 2 (CD): Command done;


Bit 1 (RE): Response error;

Bit 0 (CD): Card detect.

### Register 22.10. SDHOST\_CMDARG\_REG (0x0028)



SDHOST\_CMDARG\_REG Value indicates command argument to be passed to the card. (R/W)



### Register 22.11. SDHOST CMD REG (0x002C)

**SDHOST\_START\_CMD** Start command. Once command is served by the CIU, this bit is automatically cleared. When this bit is set, host should not attempt to write to any command registers. If a write is attempted, hardware lock error is set in raw interrupt register. Once command is sent and a response is received from SD\_MMC\_CEATA cards, Command Done bit is set in the raw interrupt Register. (R/W)

## **SDHOST\_USE\_HOLE** Use Hold Register. (R/W)

- 0: CMD and DATA sent to card bypassing HOLD Register;
- 1: CMD and DATA sent to card through the HOLD Register.

## SDHOST\_CCS\_EXPECTED Expected Command Completion Signal (CCS) configuration. (R/W)

- 0: Interrupts are not enabled in CE-ATA device (nIEN = 1 in ATA control register), or command does not expect CCS from device;
- 1: Interrupts are enabled in CE-ATA device (nIEN = 0), and RW\_BLK command expects command completion signal from CE-ATA device.

If the command expects Command Completion Signal (CCS) from the CE-ATA device, the software should set this control bit. SD/MMC sets Data Transfer Over (DTO) bit in RINTSTS register and generates interrupt to host if Data Transfer Over interrupt is not masked.

### SDHOST\_READ\_CEATA\_DEVICE Read access flag. (R/W)

- 0: Host is not performing read access (RW\_REG or RW\_BLK)towards CE-ATA device;
- 1: Host is performing read access (RW\_REG or RW\_BLK) towards CE-ATA device.

Software should set this bit to indicate that CE-ATA device is being accessed for read transfer. This bit is used to disable read data timeout indication while performing CE-ATA read transfers. Maximum value of I/O transmission delay can be no less than 10 seconds. SD/MMC should not indicate read data timeout while waiting for data from CE-ATA device.

## Continued on the next page...

### Register 22.11. SDHOST CMD REG (0x002C)

Continued from the previous page...

**SDHOST\_UPDATE\_CLOCK\_REGISTERS\_ONLY** 0: Normal command sequence; 1: Do not send commands, just update clock register value into card clock domain. (R/W)

Following register values are transferred into card clock domain: CLKDIV, CLRSRC, and CLKENA. Changes card clocks (change frequency, truncate off or on, and set low-frequency mode). This is provided in order to change clock frequency or stop clock without having to send command to cards.

During normal command sequence, when sdhost\_update\_clock\_registers\_only = 0, following control registers are transferred from BIU to CIU: CMD, CMDARG, TMOUT, CTYPE, BLKSIZ, and BYTCNT. CIU uses new register values for new command sequence to card(s). When bit is set, there are no Command Done interrupts because no command is sent to SD\_MMC\_CEATA cards.

- **SDHOST\_CARD\_NUMBER** Card number in use. Represents physical slot number of card being accessed. In SD-only mode, up to two cards are supported. (R/W)
- **SDHOST\_SEND\_INITIALIZATION** 0: Do not send initialization sequence (80 clocks of 1) before sending this command; 1: Send initialization sequence before sending this command. (R/W) After powered on, 80 clocks must be sent to card for initialization before sending any commands to card. Bit should be set while sending first command to card so that controller will initialize clocks before sending command to card.
- SDHOST\_STOP\_ABORT\_CMD 0: Neither stop nor abort command can stop current data transfer. If abort is sent to function-number currently selected or not in data-transfer mode, then bit should be set to 0; 1: Stop or abort command intended to stop current data transfer in progress. (R/W) When open-ended or predefined data transfer is in progress, and host issues stop or abort command to stop data transfer, bit should be set so that command/data state-machines of CIU can return correctly to idle state.
- **SDHOST\_WAIT\_PRVDATA\_COMPLETE** 0: Send command at once, even if previous data transfer has not completed; 1: Wait for previous data transfer to complete before sending Command. (R/W) The SDHOST\_WAIT\_PRVDATA\_COMPLETE] = 0 option is typically used to query status of card during data transfer or to stop current data transfer. SDHOST\_CARD\_NUMBERr should be same as in previous command.
- **SDHOST\_SEND\_AUTO\_STOP** 0: No stop command is sent at the end of data transfer; 1: Send stop command at the end of data transfer. (R/W)

Continued on the next page...

### Register 22.11. SDHOST CMD REG (0x002C)

Continued from the previous page ...

SDHOST\_TRANSFER\_MODE 0: Block data transfer command; 1: Stream data transfer command. (R/W)

Don't care if no data expected.

**SDHOST\_READ\_WRITE** 0: Read from card; 1: Write to card.

Don't care if no data is expected from card. (R/W)

SDHOST\_DATA\_EXPECTED 0: No data transfer expected; 1: Data transfer expected. (R/W)

SDHOST\_CHECK\_RESPONSE\_CRC 0: Do not check; 1: Check response CRC.

Some of command responses do not return valid CRC bits. Software should disable CRC checks for those commands in order to disable CRC checking by controller. (R/W)

SDHOST\_RESPONSE\_LENGTH 0: Short response expected from card; 1: Long response expected from card. (R/W)

SDHOST\_RESPONSE\_EXPECT 0: No response expected from card; 1: Response expected from card. (R/W)

SDHOST\_CMD\_INDEX Command index. (R/W)

# Register 22.12. SDHOST\_RESP0\_REG (0x0030)

31	0	
0x00000000		Reset


SDHOST\_RESP0\_REG Bit[31:0] of response. (RO)

## Register 22.13. SDHOST\_RESP1\_REG (0x0034)

31	0	]
	0x00000000	Reset


SDHOST\_RESP1\_REG Bit[63:32] of long response. (RO)

### Register 22.14. SDHOST\_RESP2\_REG (0x0038)




SDHOST\_RESP2\_REG Bit[95:64] of long response. (RO)

## Register 22.15. SDHOST RESP3 REG (0x003C)



**SDHOST\_RESP3\_REG** Bit[127:96] of long response. (RO)

Register 22.16. SDHOST\_MINTSTS\_REG (0x0040)



**SDHOST\_SDIO\_INTERRUPT\_MSK** Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. SDIO interrupt for card is enabled only if corresponding sdhost\_sdio\_int\_mask bit is set in Interrupt mask register (Setting mask bit enables interrupt). (RO)

**SDHOST\_INT\_STATUS\_MSK** Interrupt enabled only if corresponding bit in interrupt mask register is set. (RO)

Bit 15 (EBE): End-bit error/no CRC error;

Bit 14 (ACD): Auto command done;

Bit 13 (SBE/BCI): RX Start Bit Error;

Bit 12 (HLE): Hardware locked write error;

Bit 11 (FRUN): FIFO underrun/overrun error;

Bit 10 (HTO): Data starvation by host timeout (HTO);

Bit 9 (DTRO): Data read timeout;

Bit 8 (RTO): Response timeout;

Bit 7 (DCRC): Data CRC error;

Bit 6 (RCRC): Response CRC error;

Bit 5 (RXDR): Receive FIFO data request;

Bit 4 (TXDR): Transmit FIFO data request;


Bit 3 (DTO): Data transfer over;

Bit 2 (CD): Command done;

Bit 1 (RE): Response error;

Bit 0 (CD): Card detect.

# Register 22.17. SDHOST RINTSTS REG (0x0044)



SDHOST\_SDIO\_INTERRUPT\_RAW Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. Setting a bit clears the corresponding interrupt bit and writing 0 has no effect. (R/W)

0: No SDIO interrupt from card;

1: SDIO interrupt from card.

SDHOST\_INT\_STATUS\_RAW Setting a bit clears the corresponding interrupt and writing 0 has no effect. Bits are logged regardless of interrupt mask status. (R/W)

Bit 15 (EBE): End-bit error/no CRC error;

Bit 14 (ACD): Auto command done;

Bit 13 (SBE/BCI): RX Start Bit Error;

Bit 12 (HLE): Hardware locked write error;

Bit 11 (FRUN): FIFO underrun/overrun error;

Bit 10 (HTO): Data starvation by host timeout (HTO);

Bit 9 (DTRO): Data read timeout;

Bit 8 (RTO): Response timeout;

Bit 7 (DCRC): Data CRC error;

Bit 6 (RCRC): Response CRC error;

Bit 5 (RXDR): Receive FIFO data request;

Bit 4 (TXDR): Transmit FIFO data request;


Bit 3 (DTO): Data transfer over;

Bit 2 (CD): Command done;

Bit 1 (RE): Response error;

Bit 0 (CD): Card detect.

# Register 22.18. SDHOST\_STATUS\_REG (0x0048)



SDHOST\_FIFO\_COUNT FIFO count, number of filled locations in FIFO. (RO)

**SDHOST\_RESPONSE\_INDEX** Index of previous response, including any auto-stop sent by core. (RO)

SDHOST\_DATA\_STATE\_MC\_BUSY Data transmit or receive state-machine is busy. (RO)

SDHOST\_DATA\_BUSY Inverted version of raw selected sdhost\_card\_data[0].

- 0: Card data not busy;
- 1: Card data busy. (RO)

SDHOST\_DATA\_3\_STATUS Raw selected sdhost\_card\_data[3], checks whether card is present.

- 0: card not present;
- 1: card present. (RO)

### SDHOST\_COMMAND\_FSM\_STATES Command FSM states. (RO)

- 0: Idle:
- 1: Send init sequence;
- 2: Send cmd start bit;
- 3: Send cmd tx bit;
- 4: Send cmd index + arg;
- 5: Send cmd crc7;
- 6: Send cmd end bit;
- 7: Receive resp start bit;
- 8: Receive resp IRQ response;
- 9: Receive resp tx bit;
- 10: Receive resp cmd idx;
- 11: Receive resp data;
- 12: Receive resp crc7;
- 13: Receive resp end bit;
- 14: Cmd path wait NCC;
- 15: Wait, cmd-to-response turnaround.

# Continued on the next page...


Continued from the previous page ...

**SDHOST\_FIFO\_FULL** FIFO is full status. (RO)

**SDHOST\_FIFO\_EMPTY** FIFO is empty status. (RO)

**SDHOST\_FIFO\_TX\_WATERMARK** FIFO reached Transmit watermark level, not qualified with data transfer. (RO)

**SDHOST\_FIFO\_RX\_WATERMARK** FIFO reached Receive watermark level, not qualified with data transfer. (RO)



Register 22.19. SDHOST FIFOTH REG (0x004C)

**SDHOST\_DMA\_MULTIPLE\_TRANSACTION\_SIZE** Burst size of multiple transaction, should be programmed same as DMA controller multiple-transaction-size SDHOST\_SRC/DEST\_MSIZE. (R/W)

000: 1-byte transfer;

001: 4-byte transfer;

010: 8-byte transfer;

011: 16-byte transfer;

100: 32-byte transfer;

101: 64-byte transfer;


110: 128-byte transfer;

111: 256-byte transfer.

SDHOST\_RX\_WMARK FIFO threshold watermark level when receiving data to card. When FIFO data count reaches greater than this number, DMA/FIFO request is raised. During end of packet, request is generated regardless of threshold programming in order to complete any remaining data. In non-DMA mode, when receiver FIFO threshold (RXDR) interrupt is enabled, then interrupt is generated instead of DMA request. During end of packet, interrupt is not generated if threshold programming is larger than any remaining data. It is responsibility of host to read remaining bytes on seeing Data Transfer Done interrupt. In DMA mode, at end of packet, even if remaining bytes are less than threshold, DMA request does single transfers to flush out any remaining bytes before Data Transfer Done interrupt is set. (R/W)

SDHOST\_TX\_WMARK FIFO threshold watermark level when transmitting data to card. When FIFO data count is less than or equal to this number, DMA/FIFO request is raised. If Interrupt is enabled, then interrupt occurs. During end of packet, request or interrupt is generated, regardless of threshold programming. In non-DMA mode, when transmit FIFO threshold (TXDR) interrupt is enabled, then interrupt is generated instead of DMA request. During end of packet, on last interrupt, host is responsible for filling FIFO with only required remaining bytes (not before FIFO is full or after CIU completes data transfers, because FIFO may not be empty). In DMA mode, at end of packet, if last transfer is less than burst size, DMA controller does single cycles until required bytes are transferred. (R/W)

# Register 22.20. SDHOST\_CDETECT\_REG (0x0050)




SDHOST\_CARD\_DETECT\_N Value on sdhost\_card\_detect\_n input ports (1 bit per card), read-only bits. 0 represents presence of card. Only NUM\_CARDS number of bits are implemented. (RO)

Register 22.21. SDHOST\_WRTPRT\_REG (0x0054)




SDHOST\_WRITE\_PROTECT Value on sdhost\_card\_write\_prt input ports (1 bit per card). 1 represents write protection. Only NUM CARDS number of bits are implemented. (RO)

# Register 22.22. SDHOST\_TCBCNT\_REG (0x005C)




SDHOST\_TCBCNT\_REG Number of bytes transferred by CIU unit to card. (RO)

# Register 22.23. SDHOST\_TBBCNT\_REG (0x0060)




**SDHOST\_TBBCNT\_REG** Number of bytes transferred between Host/DMA memory and BIU FIFO. (RO)

## Register 22.24. SDHOST\_DEBNCE\_REG (0x0064)



SDHOST\_DEBOUNCE\_COUNT Number of host clocks (clk) used by debounce filter logic. The typical debounce time is  $5 \sim 25$  ms to prevent the card instability when the card is inserted or removed. (R/W)

# Register 22.25. SDHOST\_USRID\_REG (0x0068)




SDHOST\_USRID\_REG User identification register, value set by user. Can also be used as a scratchpad register by user. (R/W)

# Register 22.26. SDHOST\_VERID\_REG (0x006C)



SDHOST\_VERSIONID\_REG Hardware version register. Can also be read by fireware. (RO)

### Register 22.27. SDHOST HCON REG (0x0070)



SDHOST\_NUM\_CLK\_DIV\_REG Have 4 clk divider in design . (RO)

**SDHOST\_HOLD\_REG** Have a hold regiser in data path . (RO)

**SDHOST\_RAM\_INDISE\_REG** Inside RAM in SDMMC module. (RO)

SDHOST\_DMA\_WIDTH\_REG DMA data witdth is 32. (RO)

SDHOST\_ADDR\_WIDTH\_REG Register address width is 32. (RO)


SDHOST\_DATA\_WIDTH\_REG Regisger data widht is 32. (RO)

SDHOST\_BUS\_TYPE\_REG Register config is APB bus. (RO)

SDHOST\_CARD\_NUM\_REG Support card number is 2. (RO)

SDHOST\_CARD\_TYPE\_REG Hardware support SDIO and MMC. (RO)


Register 22.28. SDHOST\_UHS\_REG (0x0074)



**SDHOST\_DDR\_REG** DDR mode selecton,1 bit for each card. (R/W) 0-Non-DDR mdoe.

1-DDR mdoe.

#### Register 22.29. SDHOST\_RST\_N\_REG (0x0078)




## ${\bf SDHOST\_RST\_CARD\_RESET} \quad {\bf Hardware\ reset}.$

- 1: Active mode;
- 0: Reset.

These bits cause the cards to enter pre-idle state, which requires them to be re-SDHOST\_RST\_CARD\_RESET[0] should be set to 1'b0 to reset card0, SDinitialized. HOST\_RST\_CARD\_RESET[1] should be set to 1'b0 to reset card1. (R/W)

Register 22.30. SDHOST\_BMOD\_REG (0x0080)



SDHOST\_BMOD\_PBL Programmable Burst Length. These bits indicate the maximum number of beats to be performed in one IDMAC Internal DMA Control transaction. The IDMAC will always attempt to burst as specified in PBL each time it starts a burst transfer on the host bus. The permissible values are 1, 4, 8, 16, 32, 64, 128 and 256. This value is the mirror of MSIZE of FIFOTH register. In order to change this value, write the required value to FIFOTH register. This is an encode value as follows: (RO)

000: 1-byte transfer;

001: 4-byte transfer;

010: 8-byte transfer;

011: 16-byte transfer;

100: 32-byte transfer;

101: 64-byte transfer;

110: 128-byte transfer;

111: 256-byte transfer.


PBL is a read-only value and is applicable only for data access, it does not apply to descriptor access.

SDHOST\_BMOD\_DE IDMAC Enable. When set, the IDMAC is enabled. (RO)

**SDHOST\_BMOD\_FB** Fixed Burst. Controls whether the AHB Master interface performs fixed burst transfers or not. When set, the AHB will use only SINGLE, INCR4, INCR8 or INCR16 during start of normal burst transfers. When reset, the AHB will use SINGLE and INCR burst transfer operations. (R/W)

**SDHOST\_BMOD\_SWR** Software Reset. When set, the DMA Controller resets all its internal registers. It is automatically cleared after one clock cycle. (R/W)

#### Register 22.31. SDHOST\_PLDMND\_REG (0x0080)



**SDHOST\_PLDMND\_REG** Poll Demand. If the OWNER bit of a descriptor is not set, the FSM goes to the Suspend state. The host needs to write any value into this register for the IDMAC FSM to resume normal descriptor fetch operation. This is a write only . (WO)

31	0
0x0000000	Rese

**SDHOST\_DBADDR\_REG** Start of Descriptor List. Contains the base address of the First Descriptor. The LSB bits [1:0] are ignored and taken as all-zero by the IDMAC internally. Hence these LSB bits may be treated as read-only. (R/W)

31 17 16 13 12 10 9 8 7 6 5 4 3 2 1 0 Reset

#### Register 22.33. SDHOST IDSTS REG (0x008C)

#### SDHOST\_IDSTS\_FSM DMAC FSM present state. (RO)

- 0: DMA\_IDLE (idle state);
- 1: DMA\_SUSPEND (suspend state);
- 2: DESC\_RD (descriptor reading state);
- 3: DESC\_CHK (descriptor checking state);
- 4: DMA\_RD\_REQ\_WAIT (read-data request waiting state);
- 5: DMA\_WR\_REQ\_WAIT (write-data request waiting state);
- 6: DMA\_RD (data-read state);
- 7: DMA\_WR (data-write state);
- 8: DESC\_CLOSE (descriptor close state).
- **SDHOST\_IDSTS\_FBE\_CODE** Fatal Bus Error Code. Indicates the type of error that caused a Bus Error. Valid only when the Fatal Bus Error bit IDSTS[2] is set. This field does not generate an interrupt. (RO)

001: Host Abort received during transmission;

010: Host Abort received during reception;

Others: Reserved.

- SDHOST\_IDSTS\_AIS Abnormal Interrupt Summary. Logical OR of the following: IDSTS[2]: Fatal Bus Interrupt, IDSTS[4]: DU bit Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes AIS to be set is cleared. Writing 1 clears this bit. (R/W)
- SDHOST\_IDSTS\_NIS Normal Interrupt Summary. Logical OR of the following: IDSTS[0]: Transmit Interrupt, IDSTS[1]: Receive Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes NIS to be set is cleared. Writing 1 clears this bit. (R/W)

Continued on the next page...

#### Register 22.33. SDHOST IDSTS REG (0x008C)

#### Continued from the previous page...

SDHOST\_IDSTS\_CES Card Error Summary. Indicates the status of the transaction to/from the card, also present in RINTSTS. Indicates the logical OR of the following bits: (R/W)

EBE: End Bit Error;

RTO: Response Timeout/Boot Ack Timeout;

RCRC: Response CRC; SBE: Start Bit Error;

DRTO: Data Read Timeout/BDS timeout;

DCRC: Data CRC for Receive:

RE: Response Error.

Writing 1 clears this bit. The abort condition of the IDMAC depends on the setting of this CES bit. If the CES bit is enabled, then the IDMAC aborts on a response error.


SDHOST\_IDSTS\_DU Descriptor Unavailable Interrupt. This bit is set when the descriptor is unavailable due to OWNER bit = 0 (DES0[31] = 0). Writing 1 clears this bit. (R/W)

SDHOST\_IDSTS\_FBE Fatal Bus Error Interrupt. Indicates that a Bus Error occurred (IDSTS[12:10]) . When this bit is set, the DMA disables all its bus accesses. Writing 1 clears this bit. (R/W)

SDHOST\_IDSTS\_RI Receive Interrupt. Indicates the completion of data reception for a descriptor. Writing 1 clears this bit. (R/W)

SDHOST\_IDSTS\_TI Transmit Interrupt. Indicates that data transmission is finished for a descriptor. Writing 1 clears this bit. (R/W)

#### Register 22.34. SDHOST\_IDINTEN\_REG (0x0090)



**SDHOST\_IDINTEN\_AI** Abnormal Interrupt Summary Enable. When set, an abnormal interrupt is enabled. This bit enables the following bits:

IDINTEN[2]: Fatal Bus Error Interrupt; (R/W)

IDINTEN[4]: DU Interrupt.

SDHOST\_IDINTEN\_NI Normal Interrupt Summary Enable. When set, a normal interrupt is enabled.

When reset, a normal interrupt is disabled. This bit enables the following bits: (R/W)

IDINTEN[0]: Transmit Interrupt;

IDINTEN[1]: Receive Interrupt.

**SDHOST\_IDINTEN\_CES** Card Error summary Interrupt Enable. When set, it enables the Card Interrupt summary. (R/W)


**SDHOST\_IDINTEN\_DU** Descriptor Unavailable Interrupt. When set along with Abnormal Interrupt Summary Enable, the DU interrupt is enabled. (R/W)

**SDHOST\_IDINTEN\_FBE** Fatal Bus Error Enable. When set with Abnormal Interrupt Summary Enable, the Fatal Bus Error Interrupt is enabled. When reset, Fatal Bus Error Enable Interrupt is disabled. (R/W)

**SDHOST\_IDINTEN\_RI** Receive Interrupt Enable. When set with Normal Interrupt Summary Enable, Receive Interrupt is enabled. When reset, Receive Interrupt is disabled. (R/W)

**SDHOST\_IDINTEN\_TI** Transmit Interrupt Enable. When set with Normal Interrupt Summary Enable, Transmit Interrupt is enabled. When reset, Transmit Interrupt is disabled. (R/W)

#### Register 22.35. SDHOST\_DSCADDR\_REG (0x0094)




**SDHOST\_DSCADDR\_REG** Host Descriptor Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the start address of the current descriptor read by the IDMAC. (RO)

#### Register 22.36. SDHOST\_BUFADDR\_REG (0x0098)

31	0	
0x0000000		Reset

SDHOST\_BUFADDR\_REG Host Buffer Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the current Data Buffer Address being accessed by the IDMAC. (RO)

Register 22.37. SDHOST\_CARDTHRCTL\_REG (0x0100)



SDHOST\_CARDTHRESHOLD\_REG The inside FIFO size is 512, This register is applicable when SD-HOST\_CARDERTHREN\_REG is set to 1 or SDHOST\_CARDRDTHREN\_REG set to 1. (R/W)

SDHOST\_CARDWRTHREN\_REG Applicable when HS400 mode is enabled. (R/W)

1'b0-Card write Threshold disabled.

1'b1-Card write Threshold enabled.

SDHOST\_CARDCLRINTEN\_REG Busy clear interrupt generation: (R/W)

1'b0-Busy clear interrypt disabled.


1'b1-Busy clear interrypt enabled.

SDHOST\_CARDRDTHREN\_REG Card read threshold enable. (R/W)

1'b0-Card read threshold disabled.

1'b1-Card read threshold enabled.

Register 22.38. SDHOST EMMC DDR REG (0x010C)



SDHOST\_HS400\_MODE\_REG Set 1 to enable HS400 mode. (R/W)

SDHOST\_HALFSTARTBIT\_REG Control for start bit detection mechanism duration of start bit.Each bit refers to one slot. Set this bit to 1 for eMMC4.5 and above, set to 0 for SD applications. For eMMC4.5, start bit can be: (R/W)

1'b0-Full cycle.

1'b1-less than one full cycle.

Register 22.39. SDHOST\_ENSHIFT\_REG (0x0110)



DHOST\_ENABLE\_SHIFT\_REG Control for the amount of phase shift provided on the default enables in the design. Two bits assigned for each card. (R/W)


2'b00-Default phase shift.

2'b01-Enables shifted to next immediate positive edge.

2'b10-Enables shifted to next immediate negative edge.

2'b11-Reserved.

Register 22.40. SDHOST\_BUFFIFO\_REG (0x0200)



SDHOST\_BUFFIFO\_REG CPU write and read transmit data by FIFO. This register points to the current Data FIFO . (RO)

0x000

# 23 22 17 16 13 12 21 20

#### Register 22.41. SDHOST CLK DIV EDGE REG (0x0800)

SDHOST\_CLK\_SOURCE\_REG Set to 1 to use 160M PLL clock, Set to 0 to use 40M XLTAL clock. (R/W)

**CCLKIN\_EDGE\_N** This value should be equal to CCLKIN\_EDGE\_L. (R/W)

0x0

CCLKIN\_EDGE\_L The low level of the divider clock. The value should be larger than CCLKIN\_EDGE\_H. (R/W)

CCLKIN\_EDGE\_H The high level of the divider clock. The value should be smaller than CCLKIN\_EDGE\_L. (R/W)

CCLKIN\_EDGE\_SLF\_SEL It is used to select the clock phase of the internal signal from phase90, phase180, or phase270. (R/W)

CCLKIN\_EDGE\_SAM\_SEL It is used to select the clock phase of the input signal from phase90, phase180, or phase270. (R/W)

CCLKIN\_EDGE\_DRV\_SEL It is used to select the clock phase of the output signal from phase90, phase180, or phase270. (R/W)

Note: SD/MMC use this register to divide the 160M clock(CCLKIN EDGE H/CCLKIN EDGE L). The output clock connect to sdio slave divider by this register and SDHOST\_CLKDIV\_REG, there are 4 clock source to seleced by SDHOST\_CLKSRC\_REG register.

# LED PWM Controller (LEDC)

#### Overview 23.1

The LED PWM Controller is a peripheral designed to generate PWM signals for LED control. It has specialized features such as automatic duty cycle fading. However, the LED PWM Controller can also be used to generate PWM signals for other purposes.

#### 23.2 **Features**

The LED PWM Controller has the following features:

- Eight independent PWM generators (i.e. eight channels)
- Four independent timers that support division by fractions
- Automatic duty cycle fading (i.e. gradual increase/decrease of a PWM's duty cycle without interference from the processors) with interrupt generation on fade completion
- Adjustable phase of PWM signal output
- PWM signal output in low-power mode (Light-sleep mode)
- Maximum PWM resolution: 14 bits

Note that the four timers are identical regarding their features and operation. The following sections refer to the timers collectively as Timerx (where x ranges from 0 to 3). Likewise, the eight PWM generators are also identical in features and operation, and thus are collectively referred to as PWMn (where n ranges from 0 to 7).




Figure 23-1. LED PWM Architecture

#### **Functional Description** 23.3

#### 23.3.1 **Architecture**

Figure 23-1 shows the architecture of the LED PWM Controller.

The four timers can be independently configured (i.e. clock divider, and counter overflow value) and each internally maintains a timebase counter (i.e. a counter that counts on cycles of a reference clock). Each PWM generator will select one of the timers and uses the timer's counter value as a reference to generate its PWM signal.

Figure 23-2 illustrates the main functional blocks of the timer and the PWM generator.




Figure 23-2. LED PWM Generator Diagram

#### 23.3.2 Timers

Each timer in LED PWM Controller internally maintains a timebase counter. Referring to Figure 23-2, this clock signal used by the timebase counter is named ref\_pulsex. All timers use the same clock source LEDC\_CLKx, which is then passed through a clock divider to generate ref\_pulsex for the counter.

### 23.3.2.1 Clock Source

Software configuring registers for LED PWM is clocked by APB\_CLK. For more information about APB\_CLK, see Chapter 4 Reset and Clock. To use the LED PWM pheripheral, the APB\_CLK signal to the LED PWM has to be enabled. The APB\_CLK signal to LED PWM can be enabled by setting the SYSTEM\_LEDC\_CLK\_EN field in the register SYSTEM\_PERIP\_CLK\_ENO\_REG and be reset via software by setting the SYSTEM\_LEDC\_RST field in the register SYSTEM\_PERIP\_RST\_ENO\_REG. For more information, please refer to Table 10-1 in Chapter 10 System Registers.

Timers in the LED PWM Controller choose their common clock source from one of the following clock signals: APB\_CLK, FOSC\_CLK and XTAL\_CLK (see Chapter 4 Reset and Clock for more details about each clock signal). The procedure for selecting a clock source signal for LEDC\_CLKx is described below:

- APB\_CLK: Set LEDC\_APB\_CLK\_SEL[1:0] to 1
- FOSC\_CLK: Set LEDC\_APB\_CLK\_SEL[1:0] to 2
- XTAL\_CLK: Set LEDC\_APB\_CLK\_SEL[1:0] to 3

The LEDC\_CLKx signal will then be passed through the clock divider.

### 23.3.2.2 Clock Divider Configuration

The LEDC\_CLKx signal is passed through a clock divider to generate the ref\_pulsex signal for the counter. The frequency of ref\_pulsex is equal to the frequency of LEDC\_CLKx divided by the LEDC\_CLK\_DIV\_TIMERx divider value (see Figure 23-2).

The LEDC\_CLK\_DIV\_TIMERx divider value is a fractional clock divider. Thus, it supports non-integer divider values. LEDC CLK DIV TIMERx is configured via the LEDC CLK DIV TIMERx field according to the following equation.

$$LEDC\_CLK\_DIV\_TIMER \times = A + \frac{B}{256}$$

- A corresponds to the most significant 10 bits of LEDC\_CLK\_DIV\_TIMERx (i.e. LEDC\_TIMERx\_CONF\_REG[21:12])
- The fractional part B corresponds to the least significant 8 bits of LEDC\_CLK\_DIV\_TIMERX (i.e. LEDC\_TIMERx\_CONF\_REG[11:4])

When the fractional part B is zero, LEDC\_CLK\_DIV\_TIMERx is equivalent to an integer divider value (i.e. an integer prescaler). In other words, a ref\_pulsex clock pulse is generated after every A number of LEDC\_CLKx clock pulses.

However, when B is nonzero, LEDC\_CLK\_DIV\_TIMER $\mathbf{x}$  becomes a non-integer divider value. The clock divider implements non-integer frequency division by alternating between A and (A+1) LEDC\_CLKx clock pulses per ref\_pulsex clock pulse. This will result in the average frequency of ref\_pulsex clock pulse being the desired frequency (i.e. the non-integer divided frequency). For every 256 ref\_pulsex clock pulses:

- A number of B ref\_pulsex clock pulses will consist of (A+1) LEDC\_CLKx clock pulses
- A number of (256-B) ref\_pulsex clock pulses will consist of A LEDC\_CLKx clock pulses
- The ref\_pulsex clock pulses consisting of (A+1) pulses are evenly distributed amongst those consisting of A pulses

Figure 23-3 illustrates the relation between LEDC\_CLKx clock pulses and ref\_pulsex clock pulses when dividing by a non-integer LEDC\_CLK\_DIV\_TIMERx.




Figure 23-3. Frequency Division When LEDC\_CLK\_DIV\_TIMERx is a Non-Integer Value

To change the timer's clock divider value at runtime, first set the LEDC CLK DIV TIMERx field, and then set the LEDC\_TIMERx\_PARA\_UP field to apply the new configuration. This will cause the newly configured values to take effect upon the next overflow of the counter. LEDC\_TIMERx\_PARA\_UP field will be automatically cleared by hardware.

### 23.3.2.3 14-bit Counter

Each timer contains a 14-bit timebase counter that uses ref\_pulsex as its reference clock (see Figure 23-2). The LEDC\_TIMERx\_DUTY\_RES field configures the overflow value of this 14-bit counter. Hence, the maximum resolution of the PWM signal is 14 bits. The counter counts up to  $2^{LEDC\_TIMER \times\_DUTY\_RES} - 1$ , overflows and begins counting from 0 again. The counter's value can be read, reset, and suspended by software.

The counter can trigger LEDC TIMERX OVF INT interrupt (generated automatically by hardware without configuration) every time the counter overflows. It can also be configured to trigger LEDC\_OVF\_CNT\_CHn\_INT interrupt after the counter overflows  $LEDC\_OVF\_NUM\_CHn+1$  times. To configure LEDC\_OVF\_CNT\_CHn\_INT interrupt, please:

- 1. Configure LEDC\_TIMER\_SEL\_CHn as the counter for the PWM generator
- 2. Enable the counter by setting LEDC OVF CNT EN CHn
- 3. Set LEDC OVF NUM CHn to the number of counter overflows to generate an interrupt, minus 1
- 4. Enable the overflow interrupt by setting LEDC\_OVF\_CNT\_CHn\_INT\_ENA
- 5. Set LEDC\_TIMERX\_DUTY\_RES to enable the timer and wait for a LEDC\_OVF\_CNT\_CHn\_INT interrupt

Referring to Figure 23-2, the frequency of a PWM generator output signal (sig out) is dependent on the frequency of the timer's clock source (LEDC\_CLKx), the clock divider value (LEDC\_CLK\_DIV\_TIMERx), and the range of the counter (LEDC\_TIMERx\_DUTY\_RES):

$$f_{\rm PWM} = \frac{f_{\rm LEDC\_CLK_x}}{{\rm LEDC\_CLK\_DIV_x} \cdot 2^{\rm LEDC\_TIMER_x\_DUTY\_RES}}$$

To change the overflow value at runtime, first set the LEDC\_TIMERx\_DUTY\_RES field, and then set the LEDC TIMERX PARA UP field. This will cause the newly configured values to take effect upon the next overflow of the counter. If LEDC\_OVF\_CNT\_EN\_CHn field is reconfigured, LEDC\_TIMERx\_PARA\_UP should also be set to apply the new configuration. In summary, these configuration values need to be updated by setting LEDC\_TIMERx\_PARA\_UP. LEDC\_TIMERx\_PARA\_UP field will be automatically cleared by hardware.

#### 23.3.3 **PWM Generators**

To generate a PWM signal, a PWM generator (PWMn) selects a timer (Timerx). Each PWM generator can be configured separately by setting LEDC\_TIMER\_SEL\_CHn to use one of four timers to generate the PWM output.

As shown in Figure 23-2, each PWM generator has a comparator and two multiplexers. A PWM generator compares the timer's 14-bit counter value (Timerx\_cnt) to two trigger values Hpointn and Lpointn. When the timer's counter value is equal to Hpointn or Lpointn, the PWM signal is high or low, respectively, as described below:

- If Timerx\_cnt == Hpointn, sig\_outn is 1.
- If Timerx\_cnt == Lpointn, sig\_outn is 0.

Figure 23-4 illustrates how Hpointn or Lpointn are used to generate a fixed duty cycle PWM output signal.

For a particular PWM generator (PWMn), its Hpointn is sampled from the LEDC\_HPOINT\_CHn field each time the selected timer's counter overflows. Likewise, Lpointn is also sampled on every counter overflow and is calculated from the sum of the LEDC\_DUTY\_CHn[18:4] and LEDC\_HPOINT\_CHn fields. By setting Hpointn and Lpointn via




Figure 23-4. LED\_PWM Output Signal Diagram

the LEDC\_HPOINT\_CHn and LEDC\_DUTY\_CHn[18:4] fields, the relative phase and duty cycle of the PWM output can be set.

The PWM output signal (sig\_outn) is enabled by setting LEDC\_SIG\_OUT\_EN\_CHn. When LEDC\_SIG\_OUT\_EN\_CHn is cleared, PWM signal output is disabled, and the output signal (sig\_outn) will output a constant level as specified by LEDC IDLE LV CHn.

The bits LEDC\_DUTY\_CHn[3:0] are used to dither the duty cycles of the PWM output signal (sig\_outn) by periodically altering the duty cycle of sig\_outn. When LEDC\_DUTY\_CHn[3:0] is set to a non-zero value, then for every 16 cycles of sig\_outn, LEDC\_DUTY\_CHn[3:0] of those cycles will have PWM pulses that are one timer tick longer than the other (16- LEDC DUTY CHn[3:0]) cycles. For instance, if LEDC DUTY CHn[18:4] is set to 10 and LEDC\_DUTY\_CHn[3:0] is set to 5, then 5 of 16 cycles will have a PWM pulse with a duty value of 11 and the rest of the 16 cycles will have a PWM pulse with a duty value of 10. The average duty cycle after 16 cycles is 10.3125.

If fields LEDC\_TIMER\_SEL\_CHn, LEDC\_HPOINT\_CHn, LEDC\_DUTY\_CHn[18:4] and LEDC\_SIG\_OUT\_EN\_CHn are reconfigured, LEDC\_PARA\_UP\_CHn must be set to apply the new configuration. This will cause the newly configured values to take effect upon the next overflow of the counter. LEDC\_PARA\_UP\_CHn field will be automatically cleared by hardware.

#### 23.3.4 **Duty Cycle Fading**

The PWM generators can fade the duty cycle of a PWM output signal (i.e. gradually change the duty cycle from one value to another). If Duty Cycle Fading is enabled, the value of Lpointn will be incremented/decremented after a fixed number of counter overflows occurs. Figure 23-5 illustrates Duty Cycle Fading.




Figure 23-5. Output Signal Diagram of Fading Duty Cycle

Duty Cycle Fading is configured using the following register fields:

- LEDC\_DUTY\_CHn is used to set the initial value of Lpointn
- LEDC\_DUTY\_START\_CHn will enable/disable duty cycle fading when set/cleared

- LEDC\_DUTY\_CYCLE\_CHn sets the number of counter overflow cycles for every Lpointn increment/decrement. In other words, Lpointn will be incremented/decremented after LEDC\_DUTY\_CYCLE\_CHn counter overflows.
- LEDC\_DUTY\_INC\_CHn configures whether Lpointn is incremented/decremented if set/cleared
- LEDC DUTY SCALE CHn sets the amount that Lpointn is incremented/decremented
- LEDC\_DUTY\_NUM\_CHn sets the maximum number of increments/decrements before duty cycle fading stops.

If the fields LEDC\_DUTY\_CHn, LEDC\_DUTY\_START\_CHn, LEDC\_DUTY\_CYCLE\_CHn, LEDC\_DUTY\_INC\_CHn, LEDC\_DUTY\_SCALE\_CHn, and LEDC\_DUTY\_NUM\_CHn are reconfigured, LEDC\_PARA\_UP\_CHn must be set to apply the new configuration. After this field is set, the values for duty cycle fading will take effect at once. LEDC\_PARA\_UP\_CHn field will be automatically cleared by hardware.

### 23.3.5 Interrupts

- LEDC\_OVF\_CNT\_CHn\_INT: Triggered when the timer counter overflows for (LEDC\_OVF\_NUM\_CHn + 1) times and the register LEDC\_OVF\_CNT\_EN\_CHn is set to 1.
- LEDC\_DUTY\_CHNG\_END\_CHn\_INT: Triggered when a fade on an LED PWM generator has finished.
- LEDC\_TIMERx\_OVF\_INT: Triggered when an LED PWM timer has reached its maximum counter value.

#### **Register Summary** 23.4


The addresses in this section are relative to LED PWM Controller base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Address	Access
Configuration Register	,		
LEDC_CH0_CONF0_REG	Configuration register 0 for channel 0	0x0000	varies
LEDC_CH0_CONF1_REG	Configuration register 1 for channel 0	0x000C	R/W
LEDC_CH1_CONF0_REG	Configuration register 0 for channel 1	0x0014	varies
LEDC_CH1_CONF1_REG	Configuration register 1 for channel 1	0x0020	R/W
LEDC_CH2_CONF0_REG	Configuration register 0 for channel 2	0x0028	varies
LEDC_CH2_CONF1_REG	Configuration register 1 for channel 2	0x0034	R/W
LEDC_CH3_CONF0_REG	Configuration register 0 for channel 3	0x003C	varies
LEDC_CH3_CONF1_REG	Configuration register 1 for channel 3	0x0048	R/W
LEDC_CH4_CONF0_REG	Configuration register 0 for channel 4	0x0050	varies
LEDC_CH4_CONF1_REG	Configuration register 1 for channel 4	0x005C	R/W
LEDC_CH5_CONF0_REG	Configuration register 0 for channel 5	0x0064	varies
LEDC_CH5_CONF1_REG	Configuration register 1 for channel 5	0x0070	R/W
LEDC_CH6_CONF0_REG	Configuration register 0 for channel 6	0x0078	varies
LEDC_CH6_CONF1_REG	Configuration register 1 for channel 6	0x0084	R/W
LEDC_CH7_CONF0_REG	Configuration register 0 for channel 7	0x008C	varies
LEDC_CH7_CONF1_REG	Configuration register 1 for channel 7	0x0098	R/W
LEDC_CONF_REG	Global ledc configuration register	0x00D0	R/W
Hpoint Register			
LEDC_CH0_HPOINT_REG	High point register for channel 0	0x0004	R/W
LEDC_CH1_HPOINT_REG	High point register for channel 1	0x0018	R/W
LEDC_CH2_HPOINT_REG	High point register for channel 2	0x002C	R/W
LEDC_CH3_HPOINT_REG	High point register for channel 3	0x0040	R/W
LEDC_CH4_HPOINT_REG	High point register for channel 4	0x0054	R/W
LEDC_CH5_HPOINT_REG	High point register for channel 5	0x0068	R/W
LEDC_CH6_HPOINT_REG	High point register for channel 6	0x007C	R/W
LEDC_CH7_HPOINT_REG	High point register for channel 7	0x0090	R/W
Duty Cycle Register			
LEDC_CH0_DUTY_REG	Initial duty cycle for channel 0	0x0008	R/W
LEDC_CH0_DUTY_R_REG	Current duty cycle for channel 0	0x0010	RO
LEDC_CH1_DUTY_REG	Initial duty cycle for channel 1	0x001C	R/W
LEDC_CH1_DUTY_R_REG	Current duty cycle for channel 1	0x0024	RO
LEDC_CH2_DUTY_REG	Initial duty cycle for channel 2	0x0030	R/W
LEDC_CH2_DUTY_R_REG	Current duty cycle for channel 2	0x0038	RO
LEDC_CH3_DUTY_REG	Initial duty cycle for channel 3	0x0044	R/W
LEDC_CH3_DUTY_R_REG	Current duty cycle for channel 3	0x004C	RO
LEDC_CH4_DUTY_REG	Initial duty cycle for channel 4	0x0058	R/W
LEDC_CH4_DUTY_R_REG	Current duty cycle for channel 4	0x0060	RO
LEDC_CH5_DUTY_REG	Initial duty cycle for channel 5	0x006C	R/W

Name	Description	Address	Access
LEDC_CH5_DUTY_R_REG	Current duty cycle for channel 5	0x0074	RO
LEDC_CH6_DUTY_REG	Initial duty cycle for channel 6	0x0080	R/W
LEDC_CH6_DUTY_R_REG	Current duty cycle for channel 6	0x0088	RO
LEDC_CH7_DUTY_REG	Initial duty cycle for channel 7	0x0094	R/W
LEDC_CH7_DUTY_R_REG	Current duty cycle for channel 7	0x009C	RO
Timer Register			
LEDC_TIMERO_CONF_REG	Timer 0 configuration	0x00A0	varies
LEDC_TIMERO_VALUE_REG	Timer 0 current counter value	0x00A4	RO
LEDC_TIMER1_CONF_REG	Timer 1 configuration	0x00A8	varies
LEDC_TIMER1_VALUE_REG	Timer 1 current counter value	0x00AC	RO
LEDC_TIMER2_CONF_REG	Timer 2 configuration	0x00B0	varies
LEDC_TIMER2_VALUE_REG	Timer 2 current counter value	0x00B4	RO
LEDC_TIMER3_CONF_REG	Timer 3 configuration	0x00B8	varies
LEDC_TIMER3_VALUE_REG	Timer 3 current counter value	0x00BC	RO
Interrupt Register			
LEDC_INT_RAW_REG	Raw interrupt status	0x00C0	RO
LEDC_INT_ST_REG	Masked interrupt status	0x00C4	RO
LEDC_INT_ENA_REG	Interrupt enable bits	0x00C8	R/W
LEDC_INT_CLR_REG	Interrupt clear bits	0x00CC	WO
Version Register	Version Register		
LEDC_DATE_REG	Version control register	0x00FC	R/W

The addresses in this section are relative to LED PWM Controller base address provided in Table 1-4 in Chapter 1 System and Memory.

Register 23.1. LEDC\_CHn\_CONF0\_REG (n: 0-7) (0x0000+0x14\*n)



**LEDC\_TIMER\_SEL\_CH**<sup>n</sup> This field is used to select one of timers for channel <sup>n</sup>.

0: select timer0

1: select timer1

2: select timer2

3: select timer3 (R/W)

**LEDC\_SIG\_OUT\_EN\_CH**<sup>n</sup> Set this bit to enable signal output on channel <sup>n</sup>. (R/W)

**LEDC\_IDLE\_LV\_CH**<sup>n</sup> This bit is used to control the output value when channel n is inactive (when LEDC\_SIG\_OUT\_EN\_CHn is 0). (R/W)

**LEDC\_PARA\_UP\_CH**<sup>n</sup> This bit is used to update the listed fields below for channel <sup>n</sup>, and will be automatically cleared by hardware. (WO)

- LEDC\_HPOINT\_CHn
- LEDC\_DUTY\_START\_CH
- LEDC\_SIG\_OUT\_EN\_CHn
- LEDC\_TIMER\_SEL\_CHn
- LEDC\_DUTY\_NUM\_CHn
- LEDC\_DUTY\_CYCLE\_CHn
- LEDC\_DUTY\_SCALE\_CHn
- LEDC\_DUTY\_INC\_CHn
- LEDC\_OVF\_CNT\_EN\_CHn

Continued on the next page...

#### Register 23.1. LEDC CH<sup>n</sup> CONF0 REG (n: 0-7) (0x0000+0x14\*n)

Continued from the previous page...

0x0

LEDC\_OVF\_NUM\_CHn This register is used to configure the maximum times of overflow minus 1. The LEDC OVF CNT CHn INT interrupt will be triggered when channel n overflows for (LEDC\_OVF\_NUM\_CH $^n$  + 1) times. (R/W)

**LEDC\_OVF\_CNT\_EN\_CH***n* This bit is used to count the number of times when the timer selected by channel *n* overflows.(R/W)

**LEDC\_OVF\_CNT\_RESET\_CH**<sup>n</sup> Set this bit to reset the timer-overflow counter of channel n. (WO)

**LEDC\_OVF\_CNT\_RESET\_ST\_CH***n* This is the status bit of LEDC\_OVF\_CNT\_RESET\_CH*n*. (RO)

20 19

Register 23.2. LEDC\_CHn\_CONF1\_REG (n: 0-7) (0x000C+0x14\*/

LEDC\_DUTY\_SCALE\_CHn This register is used to configure the changing step scale of duty on channel n. (R/W)

0x0

**LEDC\_DUTY\_CYCLE\_CH**<sup>n</sup> The duty will change every LEDC\_DUTY\_CYCLE\_CH<sup>n</sup> on channel <sup>n</sup>.

LEDC\_DUTY\_NUM\_CHn This register is used to control the number of times the duty cycle will be changed. (R/W)


LEDC\_DUTY\_INC\_CHn This register is used to increase or decrease the duty of output signal on channel n. 1: Increase; 0: Decrease. (R/W)

LEDC DUTY START CHn Other configured fields in LEDC CHn CONF1 REG will start to take effect upon the next timer overflow when this bit is set to 1. (R/W)

0x0

Reset

Register 23.3. LEDC\_CONF\_REG (0x00D0)




LEDC\_APB\_CLK\_SEL This field is used to select the common clock source for all the 4 timers.

1: APB\_CLK; 2: FOSC\_CLK; 3: XTAL\_CLK. (R/W)

**LEDC\_CLK\_EN** This bit is used to control clock.

1: Force clock on for register. 0: Support clock only when application writes registers. (R/W)

Register 23.4. LEDC\_CHn\_HPOINT\_REG (n: 0-7) (0x0004+0x14\*n)




LEDC\_HPOINT\_CHn The output value changes to high when the selected timers has reached the value specified by this register. (R/W)

Register 23.5. LEDC\_CHn\_DUTY\_REG (n: 0-7) (0x0008+0x14\*n)




LEDC\_DUTY\_CHn This register is used to change the output duty by controlling the Lpoint. The output value turns to low when the selected timers has reached the Lpoint. (R/W)

Register 23.6. LEDC\_CHn\_DUTY\_R\_REG (n: 0-7) (0x0010+0x14\*n)



**LEDC\_DUTY\_R\_CH***n* This register stores the current duty of output signal on channel *n*. (RO)

Register 23.7. LEDC\_TIMERx\_CONF\_REG (x: 0-3) (0x00A0+0x8\*x)



**LEDC\_TIMER**x\_**DUTY\_RES** This register is used to control the range of the counter in timer x. (R/W)


**LEDC\_CLK\_DIV\_TIMER**<sup>x</sup> This register is used to configure the divisor for the divider in timer <sup>x</sup>. The least significant eight bits represent the fractional part. (R/W)

**LEDC\_TIMER**×\_**PAUSE** This bit is used to suspend the counter in timer ×. (R/W)


**LEDC\_TIMER**×**\_RST** This bit is used to reset timer ×. The counter will show 0 after reset. (R/W)

LEDC\_TIMERx\_PARA\_UP Set this update LEDC\_CLK\_DIV\_TIMERX bit to and LEDC\_TIMERx\_DUTY\_RES. (WO)

Register 23.8. LEDC\_TIMERx\_VALUE\_REG (x: 0-3) (0x00A4+0x8\*x)



**LEDC\_TIMER***x***\_CNT** This register stores the current counter value of timer *x*. (RO)



### Register 23.9. LEDC INT RAW REG (0x00C0)

**LEDC\_TIMER**x\_**OVF\_INT\_RAW** Triggered when the timerx has reached its maximum counter value.

LEDC DUTY CHNG END CHn INT RAW Interrupt raw bit for channel n. Triggered when the gradual change of duty has finished. (RO)


**LEDC\_OVF\_CNT\_CH**<sup>n</sup>\_**INT\_RAW** Interrupt raw bit for channel <sup>n</sup>. Triggered when the ovf\_cnt has reached the value specified by LEDC\_OVF\_NUM\_CHn. (RO)

0 0 0 0 0 0 0 0 0 0

Register 23.10. LEDC\_INT\_ST\_REG (0x00C4)

- **LEDC\_TIMER**x\_**OVF\_INT\_ST** This is the masked interrupt status bit for the LEDC\_TIMERx\_OVF\_INT interrupt when LEDC\_TIMERx\_OVF\_INT\_ENA is set to 1. (RO)
- LEDC\_DUTY\_CHNG\_END\_CHn\_INT\_ST This is the masked interrupt status bit for the LEDC\_DUTY\_CHNG\_END\_CHn\_INT interrupt when LEDC\_DUTY\_CHNG\_END\_CHn\_INT\_ENAIS set to 1. (RO)
- LEDC OVF CNT CHn INT ST This masked interrupt the LEDC\_OVF\_CNT\_CHn\_INT interrupt when LEDC\_OVF\_CNT\_CHn\_INT\_ENA is set to 1. (RO)

Register 23.11. LEDC INT ENA REG (0x00C8)




**LEDC\_TIMER**×**\_OVF\_INT\_ENA** The interrupt enable bit for the LEDC\_TIMER×\_OVF\_INT interrupt. (R/W)

LEDC\_DUTY\_CHNG\_END\_CHn\_INT\_ENA The interrupt for enable the LEDC\_DUTY\_CHNG\_END\_CHn\_INT interrupt. (R/W)

LEDC\_OVF\_CNT\_CHn\_INT\_ENA The interrupt enable bit for the LEDC\_OVF\_CNT\_CHn\_INT interrupt. (R/W)

Register 23.12. LEDC\_INT\_CLR\_REG (0x00CC)



**LEDC\_TIMERx\_OVF\_INT\_CLR** Set this bit to clear the LEDC\_TIMERx\_OVF\_INT interrupt. (WO)

LEDC\_DUTY\_CHNG\_END\_CHn\_INT\_CLR Set this bit to clear the LEDC\_DUTY\_CHNG\_END\_CHn\_INT interrupt. (WO)

**LEDC\_OVF\_CNT\_CHn\_INT\_CLR** Set this bit to clear the LEDC\_OVF\_CNT\_CHn\_INT interrupt. (WO)

Register 23.13. LEDC\_DATE\_REG (0x00FC)



**LEDC\_DATE** This is the version control register. (R/W)

#### Pulse Count Controller (PCNT) 24

The pulse count controller (PCNT) is designed to count input pulses. It can increment or decrement a pulse counter value by keeping track of rising (positive) or falling (negative) edges of the input pulse signal. The PCNT has four independent pulse counters called units, which have their groups of registers. There is only one clock in PCNT, which is APB\_CLK. In this chapter, n denotes the number of a unit from  $0 \sim 3$ .

Each unit includes two channels (ch0 and ch1) which can independently increment or decrement its pulse counter value. The remainder of the chapter will mostly focus on channel 0 (ch0) as the functionality of the two channels is identical.

As shown in Figure 24-1, each channel has two input signals:

- 1. One input pulse signal (e.g. sig\_ch0\_un, the input pulse signal for ch0 of unit n ch0)
- 2. One control signal (e.g. ctrl\_ch0\_un, the control signal for ch0 of unit n ch0)




Figure 24-1. PCNT Block Diagram

#### 24.1 **Features**

A PCNT has the following features:

- Four independent pulse counters (units) that count from 1 to 65535
- Each unit consists of two independent channels sharing one pulse counter
- All channels have input pulse signals (e.g. sig\_ch0\_un) with their corresponding control signals (e.g. ctrl\_ch0\_un)
- Independently filter glitches of input pulse signals (sig\_ch0\_un and sig\_ch1\_un) and control signals (ctrl\_ch0\_un and ctrl\_ch1\_un) on each unit
- Each channel has the following parameters:
  - 1. Selection between counting on positive or negative edges of the input pulse signal

2. Configuration to Increment, Decrement, or Disable counter mode for control signal's high and low states

## 24.2 Functional Description




Figure 24-2. PCNT Unit Architecture

Figure 24-2 shows PCNT's architecture. As stated above, ctrl\_ch0\_un is the control signal for ch0 of unit n. Its high and low states can be assigned different counter modes and used for pulse counting of the channel's input pulse signal sig\_ch0\_un on negative or positive edges. The available counter modes are as follows:

- Increment mode: When a channel detects an active edge of sig\_ch0\_un (can be configured by software), the counter value pulse\_cnt increases by 1. Upon reaching PCNT\_CNT\_H\_LIM\_Un, pulse\_cnt is cleared. If the channel's counter mode is changed or if PCNT\_CNT\_PAUSE\_Un is set before pulse\_cnt reaches PCNT\_CNT\_H\_LIM\_Un, then pulse\_cnt freezes and its counter mode changes.
- Decrement mode: When a channel detects an active edge of sig\_ch0\_un (can be configured by software), the counter value pulse\_cnt decreases by 1. Upon reaching PCNT\_CNT\_L\_LIM\_Un, pulse\_cnt is cleared. If the channel's counter mode is changed or if PCNT\_CNT\_PAUSE\_Un is set before pulse\_cnt reaches PCNT\_CNT\_H\_LIM\_Un, then pulse\_cnt freezes and its counter mode changes.
- Disable mode: Counting is disabled, and the counter value pulse\_cnt freezes.

Table 24-1 to Table 24-4 provide information on how to configure the counter mode for channel 0.

Table 24-1. Counter Mode. Positive Edge of Input Pulse Signal. Control Signal in Low State

PCNT_CH0_POS_MODE_Un	PCNT_CH0_LCTRL_MODE_Un	Counter Mode
	0	Increment
1	1	Decrement
	Others	Disable
	0	Decrement
2	1	Increment
	Others	Disable
Others	N/A	Disable

Table 24-2. Counter Mode. Positive Edge of Input Pulse Signal. Control Signal in High State

PCNT_CH0_POS_MODE_Un	PCNT_CH0_HCTRL_MODE_Un	Counter Mode
	0	Increment
1	1	Decrement
	Others	Disable
	0	Decrement
2	1	Increment
	Others	Disable
Others	N/A	Disable

Table 24-3. Counter Mode. Negative Edge of Input Pulse Signal. Control Signal in Low State

PCNT_CH0_NEG_MODE_Un	PCNT_CH0_LCTRL_MODE_Un	Counter Mode
	0	Increment
1	1	Decrement
	Others	Disable
2	0	Decrement
	1	Increment
	Others	Disable
Others	N/A	Disable

Table 24-4. Counter Mode. Negative Edge of Input Pulse Signal. Control Signal in High State

PCNT_CH0_NEG_MODE_Un	PCNT_CH0_HCTRL_MODE_Un	Counter Mode
	0	Increment
1	1	Decrement
	Others	Disable
2	0	Decrement
	1	Increment
	Others	Disable
Others	N/A	Disable

As previously mentioned, each unit has two channels which process different input pulse signals and increase or decrease values via their respective inc\_dec modules, then the two channels send these values to the adder module which has a 16-bit wide signed register. This adder can be suspended by setting PCNT\_PAUSE\_Un, and cleared by setting PCNT\_PULSE\_CNT\_RST\_Un.

The PCNT has five watchpoints that share one interrupt. The interrupt can be enabled or disabled by interrupt enable signals of each individual watchpoint.

- Maximum count value: When pulse\_cnt reaches PCNT\_CNT\_H\_LIM\_Un, a high limit interrupt is triggered and PCNT\_CNT\_THR\_H\_LIM\_LAT\_Un is high.
- Minimum count value: When pulse\_cnt reaches PCNT\_CNT\_L\_LIM\_Un, a low limit interrupt is triggered and PCNT\_CNT\_THR\_L\_LIM\_LAT\_Un is high.
- Two threshold values: When pulse\_cnt equals either PCNT\_CNT\_THRESO\_Un or PCNT\_CNT\_THRES1\_Un, an interrupt is triggered and either PCNT\_CNT\_THR\_THRESO\_LAT\_Un or PCNT\_CNT\_THR\_THRES1\_LAT\_Un is high respectively.
- Zero: When pulse\_cnt is 0, an interrupt is triggered and PCNT\_CNT\_THR\_ZERO\_LAT\_Un is valid.

# 24.3 Applications

In each unit, channel 0 and channel 1 can be configured to work independently or together. The three subsections below provide details of channel 0 incrementing independently, channel 0 decrementing independently, and channel 0 and channel 1 incrementing together. For other working modes not elaborated in this section (e.g. channel 1 incrementing/decremeting independently, or one channel incrementing while the other decrementing), reference can be made to these three subsections.

### 24.3.1 Channel 0 Incrementing Independently




Figure 24-3. Channel 0 Up Counting Diagram

Figure 24-3 illustrates how channel 0 is configured to increment independently on the positive edge of sig\_ch0\_un while channel 1 is disabled (see subsection 24.2 for how to disable channel 1). The configuration of channel 0 is shown below.

• PCNT\_CH0\_LCTRL\_MODE\_Un=0: When ctrl\_ch0\_un is low, the counter mode specified for the low state turns on, in this case it is Increment mode.

- PCNT\_CH0\_HCTRL\_MODE\_Un=2: When ctrl\_ch0\_un is high, the counter mode specified for the low state turns on, in this case it is Disable mode.
- PCNT\_CH0\_POS\_MODE\_Un=1: The counter increments on the positive edge of sig\_ch0\_un.
- PCNT\_CH0\_NEG\_MODE\_Un=0: The counter idles on the negative edge of sig\_ch0\_un.
- PCNT\_CNT\_H\_LIM\_Un=5: When pulse\_cnt counts up to PCNT\_CNT\_H\_LIM\_Un, it is cleared.

### 24.3.2 Channel 0 Decrementing Independently




Figure 24-4. Channel 0 Down Counting Diagram

Figure 24-4 illustrates how channel 0 is configured to decrement independently on the positive edge of sig\_ch0\_un while channel 1 is disabled. The configuration of channel 0 in this case differs from that in Figure 24-3 in the following aspects:

- PCNT\_CH0\_POS\_MODE\_Un=2: the counter decrements on the positive edge of sig\_ch0\_un.
- PCNT\_CNT\_L\_LIM\_Un=-5: when pulse\_cnt counts down to PCNT\_CNT\_L\_LIM\_Un, it is cleared.

#### 24.3.3 Channel 0 and Channel 1 Incrementing Together




Figure 24-5. Two Channels Up Counting Diagram

Figure 24-5 illustrates how channel 0 and channel 1 are configured to increment on the positive edge of sig\_ch0\_un and sig\_ch1\_un respectively at the same time. It can be seen in Figure 24-5 that control signal ctrl\_ch0\_un and ctrl\_ch1\_un have the same waveform, so as input pulse signal sig\_ch0\_un and sig\_ch1\_un. The configuration procedure is shown below.

• For channel 0:

- PCNT\_CH0\_LCTRL\_MODE\_Un=0: When ctrl\_ch0\_un is low, the counter mode specified for the low state turns on, in this case it is Increment mode.
- PCNT\_CH0\_HCTRL\_MODE\_Un=2: When ctrl\_ch0\_un is high, the counter mode specified for the low state turns on, in this case it is Disable mode.
- PCNT CHO POS MODE Un=1: The counter increments on the positive edge of sig cho un.
- PCNT\_CH0\_NEG\_MODE\_Un=0: The counter idles on the negative edge of sig\_ch0\_un.

#### • For channel 1:

- PCNT\_CH1\_LCTRL\_MODE\_Un=0: When ctrl\_ch1\_un is low, the counter mode specified for the low state turns on, in this case it is Increment mode.
- PCNT\_CH1\_HCTRL\_MODE\_Un=2: When ctrl\_ch1\_un is high, the counter mode specified for the low state turns on, in this case it is Disable mode.
- PCNT\_CH1\_POS\_MODE\_Un=1: The counter increments on the positive edge of sig\_ch1\_un.
- PCNT\_CH1\_NEG\_MODE\_Un=0: The counter idles on the negative edge of sig\_ch1\_un.
- PCNT\_CNT\_H\_LIM\_Un=10: When pulse\_cnt counts up to PCNT\_CNT\_H\_LIM\_Un, it is cleared.

#### **Register Summary** 24.4

The addresses in this section are relative to Pulse Count Controller base address provided in Table 1-4 in Chapter 1 System and Memory.

Name	Description	Address	Access	
Configuration Register				
PCNT_U0_CONF0_REG	Configuration register 0 for unit 0	0x0000	R/W	
PCNT_U0_CONF1_REG	Configuration register 1 for unit 0	0x0004	R/W	
PCNT_U0_CONF2_REG	Configuration register 2 for unit 0	0x0008	R/W	
PCNT_U1_CONF0_REG	Configuration register 0 for unit 1	0x000C	R/W	
PCNT_U1_CONF1_REG	Configuration register 1 for unit 1	0x0010	R/W	
PCNT_U1_CONF2_REG	Configuration register 2 for unit 1	0x0014	R/W	
PCNT_U2_CONF0_REG	Configuration register 0 for unit 2	0x0018	R/W	
PCNT_U2_CONF1_REG	Configuration register 1 for unit 2	0x001C	R/W	
PCNT_U2_CONF2_REG	Configuration register 2 for unit 2	0x0020	R/W	
PCNT_U3_CONF0_REG	Configuration register 0 for unit 3	0x0024	R/W	
PCNT_U3_CONF1_REG	Configuration register 1 for unit 3	0x0028	R/W	
PCNT_U3_CONF2_REG	Configuration register 2 for unit 3	0x002C	R/W	
PCNT_CTRL_REG	Control register for all counters	0x0060	R/W	
Status Register				
PCNT_U0_CNT_REG	Counter value for unit 0	0x0030	RO	
PCNT_U1_CNT_REG	Counter value for unit 1	0x0034	RO	
PCNT_U2_CNT_REG	Counter value for unit 2	0x0038	RO	
PCNT_U3_CNT_REG	Counter value for unit 3	0x003C	RO	
PCNT_U0_STATUS_REG	PNCT UNITO status register	0x0050	RO	
PCNT_U1_STATUS_REG	PNCT UNIT1 status register	0x0054	RO	
PCNT_U2_STATUS_REG	PNCT UNIT2 status register	0x0058	RO	
PCNT_U3_STATUS_REG	PNCT UNIT3 status register	0x005C	RO	
Interrupt Register	Interrupt Register			
PCNT_INT_RAW_REG	Interrupt raw status register	0x0040	RO	
PCNT_INT_ST_REG	Interrupt status register	0x0044	RO	
PCNT_INT_ENA_REG	Interrupt enable register	0x0048	R/W	
PCNT_INT_CLR_REG	Interrupt clear register	0x004C	WO	
Version Register				
PCNT_DATE_REG	PCNT version control register	0x00FC	R/W	

#### Registers 24.5

The addresses in this section are relative to Pulse Count Controller base address provided in Table 1-4 in Chapter 1 System and Memory.

PONT CHOL CIRL MORE NO BOM CHO HETRI MODE US ROM CHI POS MODE JO ROM OH ME MODE JO 20 19 30 18 0 0x0 0x0 0x0 0x0 0x10 Reset

Register 24.1. PCNT\_Un\_CONF0\_REG (n: 0-3) (0x0000+0xC\*n)

PCNT\_FILTER\_THRES\_Un This sets the maximum threshold, in APB\_CLK cycles, for the filter.

Any pulses with width less than this will be ignored when the filter is enabled. (R/W)

**PCNT\_FILTER\_EN\_U**<sup>n</sup> This is the enable bit for unit n's input filter. (R/W)

**PCNT\_THR\_ZERO\_EN\_U**n This is the enable bit for unit n's zero comparator. (R/W)

**PCNT\_THR\_H\_LIM\_EN\_U**<sup>n</sup> This is the enable bit for unit n's thr\_h\_lim comparator. (R/W)

PCNT THR L LIM EN Un This is the enable bit for unit n's thr 1 lim comparator. (R/W)

PCNT THR THRESO EN Un This is the enable bit for unit n's thres0 comparator. (R/W)

**PCNT THR THRES1 EN U**n This is the enable bit for unit n's thres1 comparator. (R/W)

PCNT\_CH0\_NEG\_MODE\_Un This register sets the behavior when the signal input of channel 0 detects a negative edge.

1: Increase the counter; 2: Decrease the counter; 0, 3: No effect on counter (R/W)

PCNT CH0 POS MODE Un This register sets the behavior when the signal input of channel 0 detects a positive edge.

1: Increase the counter; 2: Decrease the counter; 0, 3: No effect on counter (R/W)

PCNT CHO HCTRL MODE Un This register configures the CHn\_POS\_MODE/CHn\_NEG\_MODE settings will be modified when the control signal is high.

0: No modification; 1: Invert behavior (increase -> decrease, decrease -> increase); 2, 3: Inhibit counter modification (R/W)

Continued on the next page...

### Continued from the previous page...

- PCNT\_CH0\_LCTRL\_MODE\_Un This register configures how the CHn\_POS\_MODE/CHn\_NEG\_MODE settings will be modified when the control signal is low.
  - 0: No modification; 1: Invert behavior (increase -> decrease, decrease -> increase); 2, 3: Inhibit counter modification (R/W)
- **PCNT\_CH1\_NEG\_MODE\_U***n* This register sets the behavior when the signal input of channel 1 detects a negative edge.
  - 1: Increment the counter; 2: Decrement the counter; 0, 3: No effect on counter (R/W)
- **PCNT\_CH1\_POS\_MODE\_U***n* This register sets the behavior when the signal input of channel 1 detects a positive edge.
  - 1: Increment the counter; 2: Decrement the counter; 0, 3: No effect on counter (R/W)
- PCNT\_CH1\_HCTRL\_MODE\_Un This register configures how the CHn\_POS\_MODE/CHn\_NEG\_MODE settings will be modified when the control signal is high.
  - 0: No modification; 1: Invert behavior (increase -> decrease, decrease -> increase); 2, 3: Inhibit counter modification (R/W)
- PCNT\_CH1\_LCTRL\_MODE\_Un This register configures how the CHn\_POS\_MODE/CHn\_NEG\_MODE settings will be modified when the control signal is low.
  - 0: No modification; 1: Invert behavior (increase -> decrease, decrease -> increase); 2, 3: Inhibit counter modification (R/W)


Register 24.2. PCNT\_Un\_CONF1\_REG (n: 0-3) (0x0004+0xC\*n)

31 16 15 0 Rese

PCNT\_CNT\_THRESO\_Un This register is used to configure the thres0 value for unit n. (R/W)

**PCNT\_CNT\_THRES1\_Un** This register is used to configure the thres1 value for unit n. (R/W)


Register 24.3. PCNT\_Un\_CONF2\_REG (n: 0-3) (0x0008+0xC\*n)



**PCNT\_CNT\_H\_LIM\_U**n This register is used to configure the thr\_h\_lim value for unit n. (R/W)

**PCNT\_CNT\_L\_LIM\_U**<sup>n</sup> This register is used to configure the thr\_I\_lim value for unit <sup>n</sup>. (R/W)

Register 24.4. PCNT\_CTRL\_REG (0x0060)




PCNT\_PULSE\_CNT\_RST\_Un Set this bit to clear unit n's counter. (R/W)

PCNT\_CNT\_PAUSE\_Un Set this bit to freeze unit n's counter. (R/W)


PCNT\_CLK\_EN The registers clock gate enable signal of PCNT module. 1: the registers can be read and written by application. 0: the registers can not be read or written by application (R/W)

Register 24.5. PCNT\_Un\_CNT\_REG (n: 0-3) (0x0030+0x4\*n)




**PCNT\_PULSE\_CNT\_Un** This register stores the current pulse count value for unit n. (RO)


Register 24.6. PCNT Un STATUS REG (n: 0-3) (0x0050+0x4\*n)



- PCNT\_CNT\_THR\_ZERO\_MODE\_Un The pulse counter status of PCNT\_Un corresponding to 0. 0: pulse counter decreases from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter is negative. 3: pulse counter is positive. (RO)
- PCNT CNT THR THRES1 LAT Un The latched value of thres1 event of PCNT Un when threshold event interrupt is valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0: others (RO)
- PCNT\_CNT\_THR\_THRESO\_LAT\_Un The latched value of thresO event of PCNT\_Un when threshold event interrupt is valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0: others (RO)
- PCNT\_CNT\_THR\_L\_LIM\_LAT\_Un The latched value of low limit event of PCNT\_Un when threshold event interrupt is valid. 1: the current pulse counter equals to thr\_l\_lim and low limit event is valid. 0: others (RO)
- PCNT CNT THR H LIM LAT Un The latched value of high limit event of PCNT Un when threshold event interrupt is valid. 1: the current pulse counter equals to thr\_h\_lim and high limit event is valid. 0: others (RO)
- PCNT\_CNT\_THR\_ZERO\_LAT\_Un The latched value of zero threshold event of PCNT\_Un when threshold event interrupt is valid. 1: the current pulse counter equals to 0 and zero threshold event is valid. 0: others (RO)




Register 24.8. PCNT\_INT\_ST\_REG (0x0044)




PCNT\_CNT\_THR\_EVENT\_Un\_INT interrupt. (RO)

Register 24.9. PCNT\_INT\_ENA\_REG (0x0048)



Register 24.10. PCNT\_INT\_CLR\_REG (0x004C)



PCNT\_CNT\_THR\_EVENT\_Un\_INT\_CLR Set this bit to clear the PCNT\_CNT\_THR\_EVENT\_Un\_INT interrupt. (WO)

Register 24.11. PCNT\_DATE\_REG (0x00FC)



**PCNT\_DATE** This is the PCNT version control register. (R/W)

# Glossary

# **Abbreviations for Peripherals**

AES AES (Advanced Encryption Standard) Accelerator

BOOTCTRL Chip Boot Control

DS Digital Signature

DMA DMA (Direct Memory Access) Controller

eFuse eFuse Controller

HMAC HMAC (Hash-based Message Authentication Code) Accelerator

12C | 12C (Inter-Integrated Circuit) Controller

12S 12S (Inter-IC Sound) Controller

LEDC LED Control PWM (Pulse Width Modulation)

MCPWM Motor Control PWM (Pulse Width Modulation)

PCNT Pulse Count Controller

RMT Remote Control Peripheral

RNG Random Number Generator

RSA RSA (Rivest Shamir Adleman) Accelerator

SDHOST SD/MMC Host Controller

SHA SHA (Secure Hash Algorithm) Accelerator

SPI SPI (Serial Peripheral Interface) Controller

SYSTIMER System Timer

TIMG Timer Group

TWAI Two-wire Automotive Interface

UART UART (Universal Asynchronous Receiver-Transmitter) Controller

ULP Coprocessor Ultra-low-power Coprocessor

USB OTG USB On-The-Go WDT Watchdog Timers

# **Abbreviations for Registers**

ISO Isolation. When a module is power down, its output pins will be stuck in unknown state (some middle voltage). "ISO" registers will control to isolate its output pins to be a determined value, so it will not affect the status of other working modules which are not power down.

NMI Non-maskable interrupt.

REG Register.

R/W Read/write. Software can read and write to these bits.

RO Read-only. Software can only read these bits.

SYSREG System Registers

WO Write-only. Software can only write to these bits.

# **Revision History**

Date	Version	Release notes
		Added the following chapters:
		Chapter 10 System Registers
		Chapter 14 HMAC Accelerator (HMAC)
		Chapter 16 External Memory Encryption and Decryption (XTS_AES)
0001 00 00		Chapter 18 UART Controller (UART)
2021-09-30	v0.2	Chapter 21 USB Serial/JTAG Controller (USB_SERIAL_JTAG)
		Updated the following Chapters:
		Chapter 2 eFuse Controller
		Chapter 19 Two-wire Automotive Interface (TWAI®)
2021-07-09	v0.1	Preliminary release







www.espressif.com

### **Disclaimer and Copyright Notice**

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2021 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.