updated PCB design
This commit is contained in:
@@ -1,4 +1,4 @@
|
||||
update=2021 April 06, Tuesday 17:02:04
|
||||
update=2021 April 06, Tuesday 21:13:59
|
||||
version=1
|
||||
last_client=kicad
|
||||
[general]
|
||||
@@ -22,12 +22,12 @@ AllowMicroVias=0
|
||||
AllowBlindVias=0
|
||||
RequireCourtyardDefinitions=0
|
||||
ProhibitOverlappingCourtyards=1
|
||||
MinTrackWidth=0.2
|
||||
MinViaDiameter=0.4
|
||||
MinTrackWidth=0.2032
|
||||
MinViaDiameter=0.4064
|
||||
MinViaDrill=0.3
|
||||
MinMicroViaDiameter=0.2
|
||||
MinMicroViaDrill=0.09999999999999999
|
||||
MinHoleToHole=0.25
|
||||
MinMicroViaDiameter=0.2032
|
||||
MinMicroViaDrill=0.1016
|
||||
MinHoleToHole=0.2032
|
||||
TrackWidth1=0.254
|
||||
TrackWidth2=0.254
|
||||
TrackWidth3=0.3048
|
||||
@@ -52,7 +52,7 @@ CopperTextThickness=0.3
|
||||
CopperTextItalic=0
|
||||
CopperTextUpright=1
|
||||
EdgeCutLineWidth=0.09999999999999999
|
||||
CourtyardLineWidth=0.12
|
||||
CourtyardLineWidth=0.05
|
||||
OthersLineWidth=0.15
|
||||
OthersTextSizeV=1
|
||||
OthersTextSizeH=1
|
||||
@@ -232,7 +232,7 @@ Enabled=0
|
||||
[pcbnew/Netclasses]
|
||||
[pcbnew/Netclasses/Default]
|
||||
Name=Default
|
||||
Clearance=0.2032
|
||||
Clearance=0.1524
|
||||
TrackWidth=0.254
|
||||
ViaDiameter=0.8128
|
||||
ViaDrill=0.4064
|
||||
|
||||
Reference in New Issue
Block a user